

# ADC1004S030/040/050

Single 10 bits ADC, up to 30 MHz, 40 MHz or 50 MHz

Rev. 04 — 2 July 2012

Product data sheet

## 1. General description

The ADC1004S030/040/050 are a family of 10-bit high-speed low-power Analog-to-Digital Converters (ADC) for professional video and other applications. They convert the analog input signal into 10-bit binary-coded digital signals at a maximum sampling rate of 50 MHz. All digital inputs and outputs are Transistor-Transistor Logic (TTL) and CMOS compatible, although a low-level sine wave clock input signal is allowed.

The device requires an external source to drive its reference ladder. If the application requires that the reference is driven via internal sources, Integrated Device Technology recommends you use one of the ADC1003S030/040/050 family.

## 2. Features

- 10-bit resolution
- Sampling rate up to 50 MHz
- DC sampling allowed
- One clock cycle conversion only
- High signal-to-noise ratio over a large analog input frequency range (9.4 effective bits at 4.43 MHz full-scale input at  $f_{clk} = 40$  MHz)
- No missing codes guaranteed
- In-Range (IR) CMOS output
- TTL and CMOS levels compatible digital inputs
- 3 V to 5 V CMOS digital outputs
- Low-level AC clock input signal allowed
- External reference voltage regulator
- Power dissipation only 175 mW (typical)
- Low analog input capacitance, no buffer amplifier required
- No sample-and-hold circuit required

## 3. Applications

- Video data digitizing
- Radar
- Transient signal analysis
- $\Sigma\Delta$  modulators
- Medical imaging
- Barcode scanner
- Global Positioning System (GPS) receiver



- Cellular base stations

## 4. Quick reference data

**Table 1. Quick reference data**

$V_{CCA} = V3 \text{ to } V4 = 4.75 \text{ V to } 5.25 \text{ V}$ ;  $V_{CCD} = V11 \text{ to } V12 \text{ and } V28 \text{ to } V27 = 4.75 \text{ V to } 5.25 \text{ V}$ ;  
 $V_{CCO} = V13 \text{ to } V14 = 3.0 \text{ V to } 5.25 \text{ V}$ ; AGND and DGND shorted together;  $T_{amb} = 0^\circ\text{C} \text{ to } +70^\circ\text{C}$ ;  
typical values measured at  $V_{CCA} = V_{CCD} = 5 \text{ V}$  and  $V_{CCO} = 3.3 \text{ V}$ ;  $V_{I(a)(p-p)} = 2.0 \text{ V}$ ;  $C_L = 15 \text{ pF}$  and  
 $T_{amb} = 25^\circ\text{C}$ ; unless otherwise specified.


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{CCA}$	analog supply voltage		4.75	5.0	5.25	V
$V_{CCD}$	digital supply voltage		4.75	5.0	5.25	V
$V_{CCO}$	output supply voltage		3.0	3.3	5.25	V
$I_{CCA}$	analog supply current		-	18	24	mA
$I_{CCD}$	digital supply current		-	16	21	mA
$I_{CCO}$	output supply current	$f_{clk} = 40 \text{ MHz}$ ; ramp input	-	1	2	mA
INL	integral non-linearity	$f_{clk} = 40 \text{ MHz}$ ; ramp input	-	$\pm 0.8$	$\pm 2.0$	LSB
DNL	differential non-linearity	$f_{clk} = 40 \text{ MHz}$ ; ramp input	-	$\pm 0.5$	$\pm 0.9$	LSB
$f_{clk(max)}$	maximum clock frequency	ADC1004S030TS	30	-	-	MHz
		ADC1004S040TS	40	-	-	MHz
		ADC1004S050TS	50	-	-	MHz
$P_{tot}$	total power dissipation	$f_{clk} = 40 \text{ MHz}$ ; ramp input	-	175	247	mW

## 5. Ordering information

**Table 2. Ordering information**

Type number	Package			Sampling frequency (MHz)
	Name	Description	Version	
ADC1004S030TS	SSOP28	plastic shrink small outline package; 28 leads; body width 5.3 mm		SOT341-1 30
ADC1004S040TS	SSOP28	plastic shrink small outline package; 28 leads; body width 5.3 mm		SOT341-1 40
ADC1004S050TS	SSOP28	plastic shrink small outline package; 28 leads; body width 5.3 mm		SOT341-1 50


## 6. Block diagram



**Fig 1. Block diagram**

## 7. Pinning information

### 7.1 Pinning



### 7.2 Pin description

**Table 3. Pin description**

Symbol	Pin	Description
CLK	1	clock input
TC	2	two's complement input (active LOW)
V <sub>CCA</sub>	3	analog supply voltage (5 V)
AGND	4	analog ground
n.c.	5	not connected
RB	6	reference voltage BOTTOM input
RM	7	reference voltage MIDDLE
VI	8	analog input voltage
RT	9	reference voltage TOP input
OE	10	output enable input (CMOS level input, active LOW)
V <sub>CCD2</sub>	11	digital supply voltage 2 (5 V)
DGND2	12	digital ground 2
V <sub>cco</sub>	13	supply voltage for output stages (3 V to 5 V)
OGND	14	output ground
n.c.	15	not connected
D0	16	data output; bit 0 (Least Significant Bit (LSB))
D1	17	data output; bit 1
D2	18	data output; bit 2
D3	19	data output; bit 3

**Table 3.** Pin description ...continued

Symbol	Pin	Description
D4	20	data output; bit 4
D5	21	data output; bit 5
D6	22	data output; bit 6
D7	23	data output; bit 7
D8	24	data output; bit 8
D9	25	data output; bit 9 (Most Significant Bit (MSB))
IR	26	in-range data output
DGND1	27	digital ground 1
V <sub>CCD1</sub>	28	digital supply voltage 1 (5 V)

## 8. Limiting values

**Table 4.** Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CCA</sub>	analog supply voltage		[1] -0.3	+7.0	V
V <sub>CCD</sub>	digital supply voltage		[1] -0.3	+7.0	V
V <sub>CCO</sub>	output supply voltage		[1] -0.3	+7.0	V
ΔV <sub>CC</sub>	supply voltage difference	V <sub>CCA</sub> – V <sub>CCD</sub>	-0.1	+1.0	V
		V <sub>CCA</sub> – V <sub>CCO</sub>	-0.1	+4.0	V
		V <sub>CCD</sub> – V <sub>CCO</sub>	-0.1	+4.0	V
V <sub>I</sub>	input voltage	referenced to AGND	-0.3	+7.0	V
V <sub>i(clk)(p-p)</sub>	peak-to-peak clock input voltage	referenced to DGND	-	V <sub>CCD</sub>	V
I <sub>O</sub>	output current		-	10	mA
T <sub>stg</sub>	storage temperature		-55	+150	°C
T <sub>amb</sub>	ambient temperature		-40	+85	°C
T <sub>j</sub>	junction temperature		-	150	°C

[1] The supply voltages V<sub>CCA</sub>, V<sub>CCD</sub> and V<sub>CCO</sub> may have any value between -0.3 V and +7.0 V provided that the supply voltage differences ΔV<sub>CC</sub> are respected.

## 9. Thermal characteristics

**Table 5.** Thermal characteristics

Symbol	Parameter	Conditions	Typ	Unit
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	in free air	110	K/W

## 10. Characteristics

**Table 6. Characteristics**

$V_{CCA} = V3 \text{ to } V4 = 4.75 \text{ V to } 5.25 \text{ V}$ ;  $V_{CCD} = V11 \text{ to } V12 \text{ and } V28 \text{ to } V27 = 4.75 \text{ V to } 5.25 \text{ V}$ ;  
 $V_{CCO} = V13 \text{ to } V14 = 3.0 \text{ V to } 5.25 \text{ V}$ ; AGND and DGND shorted together;  $T_{amb} = 0 \text{ }^{\circ}\text{C} \text{ to } +70 \text{ }^{\circ}\text{C}$ ; typical values measured at  
 $V_{CCA} = V_{CCD} = 5 \text{ V}$  and  $V_{CCO} = 3.3 \text{ V}$ ;  $C_L = 15 \text{ pF}$  and  $T_{amb} = 25 \text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Supply</b>						
$V_{CCA}$	analog supply voltage		4.75	5.0	5.25	V
$V_{CCD}$	digital supply voltage		4.75	5.0	5.25	V
$V_{CCO}$	output supply voltage		3.0	3.3	5.25	V
$\Delta V_{CC}$	supply voltage difference	$V_{CCA} - V_{CCD}$ $V_{CCA} - V_{CCO}$ $V_{CCD} - V_{CCO}$	-0.20 -0.20 -0.20	- - -	+0.20 +2.25 +2.25	V
$I_{CCA}$	analog supply current		-	18	24	mA
$I_{CCD}$	digital supply current		-	16	21	mA
$I_{CCO}$	output supply current	$f_{clk} = 40 \text{ MHz}$ ; ramp input	-	1	2	mA
$P_{tot}$	total power dissipation	$f_{clk} = 40 \text{ MHz}$ ; ramp input	-	175	247	mW
<b>Inputs</b>						
Clock input CLK (referenced to DGND) <sup>[1]</sup>						
$V_{IL}$	LOW-level input voltage		0	-	0.8	V
$V_{IH}$	HIGH-level input voltage		2	-	$V_{CCD}$	V
$I_{IL}$	LOW-level input current	$V_{clk} = 0.8 \text{ V}$	-1	-	+1	$\mu\text{A}$
$I_{IH}$	HIGH-level input current	$V_{clk} = 2 \text{ V}$	-	2	10	$\mu\text{A}$
$Z_i$	input impedance	$f_{clk} = 40 \text{ MHz}$	-	2	-	$\text{k}\Omega$
$C_i$	input capacitance		-	2	-	pF
Inputs $\overline{OE}$ and $\overline{TC}$ (referenced to DGND); see Table 8						
$V_{IL}$	LOW-level input voltage		0	-	0.8	V
$V_{IH}$	HIGH-level input voltage		2	-	$V_{CCD}$	V
$I_{IL}$	LOW-level input current	$V_{IL} = 0.8 \text{ V}$	-1	-	-	$\mu\text{A}$
$I_{IH}$	HIGH-level input current	$V_{IH} = 2 \text{ V}$	-	-	1	$\mu\text{A}$
VI (analog input voltage referenced to AGND)						
$I_{IL}$	LOW-level input current	$V_I = V_{RB} = 1.3 \text{ V}$	-	0	-	$\mu\text{A}$
$I_{IH}$	HIGH-level input current	$V_I = V_{RT} = 3.67 \text{ V}$	-	35	-	$\mu\text{A}$
$Z_i$	input impedance	$f_i = 4.43 \text{ MHz}$	-	8	-	$\text{k}\Omega$
$C_i$	input capacitance		-	5	-	pF
Reference voltages for the resistor ladder; see Table 7						
$V_{RB}$	voltage on pin RB		1.2	1.3	2.45	V
$V_{RT}$	voltage on pin RT		3.2	3.67	$V_{CCA} - 0.8$	V
$V_{ref(dif)}$	differential reference voltage	$V_{RT} - V_{RB}$	2.0	2.37	3.0	V
$I_{ref}$	reference current	$V_{RT} - V_{RB} = 2.37$	-	9.7	-	mA

**Table 6. Characteristics ...continued**

$V_{CCA} = V3 \text{ to } V4 = 4.75 \text{ V to } 5.25 \text{ V}$ ;  $V_{CCD} = V11 \text{ to } V12$  and  $V28 \text{ to } V27 = 4.75 \text{ V to } 5.25 \text{ V}$ ;  
 $V_{CCO} = V13 \text{ to } V14 = 3.0 \text{ V to } 5.25 \text{ V}$ ; AGND and DGND shorted together;  $T_{amb} = 0 \text{ }^{\circ}\text{C}$  to  $+70 \text{ }^{\circ}\text{C}$ ; typical values measured at  $V_{CCA} = V_{CCD} = 5 \text{ V}$  and  $V_{CCO} = 3.3 \text{ V}$ ;  $C_L = 15 \text{ pF}$  and  $T_{amb} = 25 \text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
$R_{lad}$	ladder resistance		-	245	-	$\Omega$	
$TC_{R_{lad}}$	ladder resistor temperature coefficient		-	456	-	$m\Omega/K$	
$V_{offset}$	offset voltage	BOTTOM; $V_{RT} - V_{RB} = 2.37$	[2]	-	175	-	mV
		TOP; $V_{RT} - V_{RB} = 2.37$	[2]	-	175	-	mV
$V_{i(a)(p-p)}$	peak-to-peak analog input voltage		[3]	1.7	2.02	2.55	V

**Digital outputs D9 to D0 and IR (referenced to OGND)**

$V_{OL}$	LOW-level output voltage	$I_{OL} = 1 \text{ mA}$	0	-	0.5	V
$V_{OH}$	HIGH-level output voltage	$I_{OH} = -1 \text{ mA}$	$V_{CCO} - 0.5$	-	$V_{CCO}$	V
$I_o$	output current	in 3-state mode; $0.5 \text{ V} < V_o < V_{CCO}$	-20	-	+20	$\mu\text{A}$

**Switching characteristics; Clock input CLK; see Figure 4[1]**

$f_{clk(max)}$	maximum clock frequency	ADC1004S030TS	30	-	-	MHz
		ADC1004S040TS	40	-	-	MHz
		ADC1004S050TS	50	-	-	MHz
$t_{w(clk)H}$	HIGH clock pulse width	full effective bandwidth	8.5	-	-	ns
$t_{w(clk)L}$	LOW clock pulse width	full effective bandwidth	5.5	-	-	ns

**Analog signal processing****Linearity**

INL	integral non-linearity	$f_{clk} = 40 \text{ MHz}$ ; ramp input	-	$\pm 0.8$	$\pm 2.0$	LSB
DNL	differential non-linearity	$f_{clk} = 40 \text{ MHz}$ ; ramp input	-	$\pm 0.5$	$\pm 0.9$	LSB
$E_{offset}$	offset error	middle code; $V_{RB} = 1.3 \text{ V}$ ; $V_{RT} = 3.67 \text{ V}$	-	$\pm 1$	-	LSB
$E_G$	gain error	from device to device; $V_{RB} = 1.3 \text{ V}$ ; $V_{RT} = 3.67 \text{ V}$	[4]	-	$\pm 0.1$	%

**Bandwidth ( $f_{clk} = 40 \text{ MHz}$ )**

B	bandwidth	full-scale sine wave	[5]	-	15	-	MHz
		75 % full-scale sine wave	-	-	20	-	MHz
		small signal at mid-scale; $V_I = \pm 10 \text{ LSB}$ at code 512	-	-	350	-	MHz

**Table 6. Characteristics ...continued**

$V_{CCA} = V3 \text{ to } V4 = 4.75 \text{ V to } 5.25 \text{ V}$ ;  $V_{CCD} = V11 \text{ to } V12$  and  $V28 \text{ to } V27 = 4.75 \text{ V to } 5.25 \text{ V}$ ;  
 $V_{CCO} = V13 \text{ to } V14 = 3.0 \text{ V to } 5.25 \text{ V}$ ; AGND and DGND shorted together;  $T_{amb} = 0 \text{ }^{\circ}\text{C}$  to  $+70 \text{ }^{\circ}\text{C}$ ; typical values measured at  $V_{CCA} = V_{CCD} = 5 \text{ V}$  and  $V_{CCO} = 3.3 \text{ V}$ ;  $C_L = 15 \text{ pF}$  and  $T_{amb} = 25 \text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_{s(LH)}$	LOW to HIGH settling time	full-scale square [6]	-	1.5	3.0	ns
$t_{s(HL)}$	HIGH to LOW settling time	wave; see Figure 6	-	1.5	3.0	ns
<b>Harmonics (<math>f_{clk} = 40 \text{ MHz}</math>); see Figure 7 and 8</b>						
$\alpha_{1H}$	first harmonic level	$f_i = 4.43 \text{ MHz}$	-	-	0	dB
$\alpha_{2H}$	second harmonic level	$f_i = 4.43 \text{ MHz}$	-	-75	-65	dB
$\alpha_{3H}$	third harmonic level	$f_i = 4.43 \text{ MHz}$	-	-72	-65	dB
THD	total harmonic distortion	$f_i = 4.43 \text{ MHz}$	-	-64	-	dB
<b>Signal-to-noise ratio; see Figure 7 and 8[7]</b>						
S/N	signal-to-noise ratio	full scale; without harmonics; $f_{clk} = 40 \text{ MHz}$ ; $f_i = 4.43 \text{ MHz}$	55	58	-	dB
<b>Effective bits; see Figure 7 and 8[7]</b>						
ENOB	effective number of bits	ADC1004S030TS; $f_{clk} = 30 \text{ MHz}$				
		$f_i = 4.43 \text{ MHz}$	-	9.4	-	bit
		$f_i = 7.5 \text{ MHz}$	-	9.1	-	bit
		ADC1004S040TS; $f_{clk} = 40 \text{ MHz}$				
		$f_i = 4.43 \text{ MHz}$	-	9.4	-	bit
		$f_i = 7.5 \text{ MHz}$	-	9.0	-	bit
		$f_i = 10 \text{ MHz}$	-	8.9	-	bit
		$f_i = 15 \text{ MHz}$	-	8.1	-	bit
		ADC1004S050TS; $f_{clk} = 50 \text{ MHz}$				
		$f_i = 4.43 \text{ MHz}$	-	9.3	-	bit
<b>Two-tone intermodulation[8]</b>						
$\alpha_{IM}$	intermodulation suppression	$f_{clk} = 40 \text{ MHz}$	-	-69	-	dB
<b>Bit error rate</b>						
BER	bit error rate	$f_{clk} = 40 \text{ MHz}$ ; $f_i = 4.43 \text{ MHz}$ ; $V_i = \pm 16 \text{ LSB at code}$ 512	-	$10^{-13}$	-	times/samples
<b>Differential gain[9]</b>						
$G_{dif}$	differential gain	$f_{clk} = 40 \text{ MHz}$ ; PAL modulated ramp	-	0.8	-	%

**Table 6. Characteristics ...continued**

$V_{CCA} = V3 \text{ to } V4 = 4.75 \text{ V to } 5.25 \text{ V}$ ;  $V_{CCD} = V11 \text{ to } V12$  and  $V28 \text{ to } V27 = 4.75 \text{ V to } 5.25 \text{ V}$ ;  
 $V_{CCO} = V13 \text{ to } V14 = 3.0 \text{ V to } 5.25 \text{ V}$ ; AGND and DGND shorted together;  $T_{amb} = 0 \text{ }^{\circ}\text{C}$  to  $+70 \text{ }^{\circ}\text{C}$ ; typical values measured at  $V_{CCA} = V_{CCD} = 5 \text{ V}$  and  $V_{CCO} = 3.3 \text{ V}$ ;  $C_L = 15 \text{ pF}$  and  $T_{amb} = 25 \text{ }^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<u>Differential phase [9]</u>						
$\varphi_{dif}$	differential phase	$f_{clk} = 40 \text{ MHz}$ ; PAL-modulated ramp	-	0.4	-	deg
<u>Timing (<math>f_{clk} = 40 \text{ MHz}</math>; <math>C_L = 15 \text{ pF}</math>); see Figure 4[10]</u>						
$t_{d(s)}$	sampling delay time		-	3	-	ns
$t_{h(o)}$	output hold time		4	-	-	ns
$t_{d(o)}$	output delay time	$V_{CCO} = 4.75 \text{ V}$ $V_{CCO} = 3.15 \text{ V}$	-	10 12	13 15	ns
$C_L$	load capacitance		-	-	15	pF
<u>3-state output delay times; see Figure 5</u>						
$t_{dZH}$	float to active HIGH delay time		-	5.5	8.5	ns
$t_{dZL}$	float to active LOW delay time		-	12	15	ns
$t_{dHZ}$	active HIGH to float delay time		-	19	24	ns
$t_{dLZ}$	active LOW to float delay time		-	12	15	ns

[1] In addition to a good layout of the digital and analog ground, it is recommended that the rise and fall times of the clock must not be less than 0.5 ns.

[2] Analog input voltages producing code 0 up to and including code 1023:

- a)  $V_{offset}$  BOTTOM is the difference between the analog input which produces data equal to 00 and the reference voltage on pin RB ( $V_{RB}$ ) at  $T_{amb} = 25 \text{ }^{\circ}\text{C}$ .
- b)  $V_{offset}$  TOP is the difference between the reference voltage on pin RT ( $V_{RT}$ ) and the analog input which produces data outputs equal to code 1023 at  $T_{amb} = 25 \text{ }^{\circ}\text{C}$ .

[3] In order to ensure the optimum linearity performance of such converter architecture the lower and upper extremities of the converter reference resistor ladder (corresponding to output codes 0 and 1023 respectively) are connected to pins RB and RT via offset resistors  $R_{OB}$  and  $R_{OT}$  as shown in Figure 3.

- a) The current flowing into the resistor ladder is  $I = \frac{V_{RT} - V_{RB}}{R_{OB} + R_L + R_{OT}}$  and the full-scale input range at the converter, to cover code 0 to 1023 is  $V_I = R_L \times I_L = \frac{R_L}{R_{OB} + R_L + R_{OT}} \times (V_{RT} + V_{RB}) = 0.852 \times (V_{RT} - V_{RB})$

- b) Since  $R_L$ ,  $R_{OB}$  and  $R_{OT}$  have similar behavior with respect to process and temperature variation, the ratio  $\frac{R_L}{R_{OB} + R_L + R_{OT}}$  will be kept reasonably constant from device to device. Consequently, the variation of the output codes at a given input voltage depends mainly on the difference  $V_{RT} - V_{RB}$  and its variation with temperature and supply voltage. When several ADCs are connected in parallel and fed with the same reference source, the matching between each of them is optimized.

$$[4] E_G = \frac{(V_{1023} - V_0) - V_{i(p-p)}}{V_{i(p-p)}} \times 100$$

[5] The analog bandwidth is defined as the maximum input sine wave frequency which can be applied to the device. No glitches greater than 2 LSB, neither any significant attenuation are observed in the reconstructed signal.

[6] The analog input settling time is the minimum time required for the input signal to be stabilized after a sharp full-scale input (square wave signal) in order to sample the signal and obtain correct output data.

- [7] Effective bits are obtained via a Fast Fourier Transform (FFT) treatment taking 8000 acquisition points per equivalent fundamental period. The calculation takes into account all harmonics and noise up to half of the clock frequency (Nyquist frequency). Conversion to signal-to-noise ratio: SINAD = ENOB × 6.02 + 1.76 dB.
- [8] Intermodulation measured relative to either tone with analog input frequencies of 4.43 MHz and 4.53 MHz. The two input signals have the same amplitude and the total amplitude of both signals provides full-scale to the converter.
- [9] Measurement carried out using video analyzer VM700A, where the video analog signal is reconstructed through a digital-to-analog converter.
- [10] Output data acquisition: the output data is available after the maximum delay time of  $t_{d(\max)}$ . For 50 MHz version Integrated Device Technology recommends the lowest possible output load.




Fig 3. Explanation of Table 6, Table note 3


## 11. Additional information relating to Table 6

**Table 7. Output coding and input voltage (typical values; referenced to AGND,  $V_{RB} = 1.3$  V,  $V_{RT} = 3.67$  V)**

Code	$V_{i(a)(p-p)}$ (V)	IR	Binary outputs D9 to D0	Two's complement outputs D9 to D0
Underflow	< 1.475	0	00 0000 0000	10 0000 0000
0	1.475	1	00 0000 0000	10 0000 0000
1	-	1	00 0000 0001	10 0000 0001
↓	-	↓	↓	↓
1022	-	1	11 1111 1110	01 1111 1110
1023	3.495	1	11 1111 1111	01 1111 1111
Overflow	> 3.495	0	11 1111 1111	01 1111 1111

**Table 8. Mode selection**

<b>TC</b>	<b>OE</b>	<b>D9 to D0</b>	<b>IR</b>
X	1	high impedance	high impedance
0	0	active; two's complement	active
1	0	active; binary	active

**Fig 4. Timing diagram**




Fig 5. Timing diagram and test conditions of 3-state output delay time






Fig 6. Analog input settling time diagram



Effective bits: 9.42; THD = -71.8 dB.

Harmonic levels (dB): 2nd = -83.19; 3rd = -78.09; 4th = -78.72; 5th = -78.33; 6th = -77.55.


**Fig 7. Typical fast Fourier transform ( $f_{\text{clk}} = 40 \text{ MHz}$ ;  $f_i = 4.43 \text{ MHz}$ )**



Effective bits: 8.91; THD = -62.96 dB.


Harmonic levels (dB): 2nd = -71.38; 3rd = -71.54; 4th = -74.14; 5th = -65.15; 6th = -77.16.

**Fig 8. Typical fast Fourier transform ( $f_{\text{clk}} = 50 \text{ MHz}$ ;  $f_i = 10 \text{ MHz}$ )**




014aaa330

Fig 9. CMOS data and in-range outputs




014aaa332

Fig 10. Analog inputs




014aaa323

Fig 11. OE and TC input



014aaa331


Fig 12. RB, RM and RT



014aaa324

Fig 13. CLK input

## 12. Application information



The analog and digital supplies should be separated and well decoupled

A user manual is available that describes the demonstration board that uses the version ADC1004S030/040/050 family with an application environment.

- (1) RB, RM and RT are decoupled to AGND.
- (2) Pin 15 may be connected to DGND in order to prevent noise influence.
- (3) Decoupling capacitor for supplies; must be placed close to the device.

**Fig 14. Application diagram**

### 12.1 Alternative parts

The following alternative parts are also available:

**Table 9. Alternative parts**


Type number	Description	Sampling frequency
ADC1003S030	Single 10 bits ADC, with voltage regulator <sup>[1]</sup>	30 MHz
ADC1003S040	Single 10 bits ADC, with voltage regulator <sup>[1]</sup>	40 MHz
ADC1003S050	Single 10 bits ADC, with voltage regulator <sup>[1]</sup>	50 MHz
ADC1005S060	Single 10 bits ADC <sup>[1]</sup>	60 MHz
ADC0804S030	Single 8 bits ADC <sup>[1]</sup>	30 MHz
ADC0804S040	Single 8 bits ADC <sup>[1]</sup>	40 MHz
ADC0804S050	Single 8 bits ADC <sup>[1]</sup>	50 MHz

[1] Pin to pin compatible

## 13. Package outline

SSOP28: plastic shrink small outline package; 28 leads; body width 5.3 mm

SOT341-1



### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	θ
mm	2 0.05	0.21 1.65	1.80	0.25	0.38 0.25	0.20 0.09	10.4 10.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.1 0.7	8° 0°

### Note

- Plastic or metal protrusions of 0.2 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT341-1		MO-150				99-12-27 03-02-19

Fig 15. Package outline SOT341-1 (SSOP28)

## 14. Revision history

**Table 10. Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes
ADC1004S030_040_050_4	20120702	Product data sheet	-	ADC1004S030_040_050_3
ADC1004S030_040_050_3	20080807	Product data sheet	-	ADC1004S030_040_050_2
Modifications:	<ul style="list-style-type: none"><li>• Corrections made to the table description in Table 1.</li><li>• Corrections made to several entries in Table 6.</li><li>• Corrections made to Figure 12.</li></ul>			
ADC1004S030_040_050_2	20080616	Product data sheet	-	ADC1004S030_040_050_1
ADC1004S030_040_050_1	20080611	Product data sheet	-	-

## 15. Contact information

For more information or sales office addresses, please visit: <http://www.idt.com>

## 16. Contents

1	General description.....	1	9	Thermal characteristics .....	5
2	Features .....	1	10	Characteristics .....	6
3	Applications .....	1	11	Additional information relating to Table 6 ..	10
4	Quick reference data .....	2	12	Application information .....	15
5	Ordering information.....	2	12.1	Alternative parts .....	15
6	Block diagram .....	3	13	Package outline .....	16
7	Pinning information.....	4	14	Revision history .....	17
7.1	Pinning .....	4	15	Contact information .....	17
7.2	Pin description .....	4	16	Contents.....	18
8	Limiting values.....	5			