

## DA14533

Bluetooth 5.3 SoC for Automotive Applications

The DA14533 is an ultra-low power SoC integrating a 2.4 GHz transceiver and an Arm® Cortex®-M0+ microcontroller with a RAM of 64 kB and a One-Time Programmable (OTP) memory of 12 kB. It can be used as a standalone application processor or as a data pump in hosted systems. Ultra-low power can be achieved using the integrated Low I<sub>Q</sub> Buck DCDC which is on during sleep.

The radio transceiver, the baseband processor, and the qualified Bluetooth® low energy stack is fully compliant with the Bluetooth® Low Energy 5.3 standard.

The DA14533 has dedicated hardware for the Link Layer implementation of Bluetooth® LE and interface controllers for enhanced connectivity capabilities.

The Bluetooth® LE firmware includes the L2CAP service layer protocols, Security Manager (SM), Attribute Protocol (ATT), the Generic Attribute Profile (GATT), and the Generic Access Profile (GAP). All profiles published by the Bluetooth® SIG as well as custom profiles are supported.

The device is optimized for automotive and industrial applications at higher temperatures, and it is rated as operating up to 105 °C and compliant with the AEC-Q100 (Grade 2) standard.

## Key Features

- Compatible with Bluetooth v5.3, ETSI EN 300 328 and EN 300 440 Class 2 (Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan)
- AEC Q100 Grade 2 Automotive Qualification
- Supports up to three Bluetooth® LE connections
- Typical cold boot to radio active 35 ms
- Processing power:
  - 16 MHz 32-bit Arm® Cortex-M0+ with SWD interface
  - Dedicated Link Layer and AES-128 Encryption Processor
  - Software-based True Random Number Generator (TRNG)
- Memories:
  - 12 kB One-Time-Programmable (OTP)
  - 64 kB Retainable System RAM
  - 160 kB ROM
- Power management:
  - Integrated Low I<sub>Q</sub> Buck DCDC converter
  - Buck:  $1.8\text{ V} \leq V_{\text{BAT\_HIGH}} \leq 3.6\text{ V}$
  - Clock-less hibernation mode: Buck < 550 nA
  - Built-in temperature sensor for die temperature monitoring
- Clocks:
  - 32 MHz crystal and 32 MHz RC osc.
  - 32 kHz crystal and 32/512 kHz RC osc.
- 15 kHz RCX as crystal replacement
- Programmable Reset Circuitry
- 2× General purpose Timers with capture and PWM capabilities
- Digital interfaces:
  - 9 x GPIOs
  - 2 x UARTs (one with flow control)
  - SPI Master/Slave up to 32 MHz (Master)
  - I2C bus at 100 kHz and 400 kHz
  - 3-axis capable Quadrature Decoder
  - Keyboard controller
- Analog interfaces:
  - 3-channel 10-bit ADC
- Radio transceiver
  - Fully integrated 2.4 GHz CMOS transceiver
  - Single wire antenna
  - TX: 3.9 mA, RX: 2.5 mA (system currents with DC-DC, V<sub>BAT\_HIGH</sub> = 3 V and 0 dBm)
  - Programmable transmit output power from -19 dBm to +4 dBm
  - -94.5 dBm receiver sensitivity
- Operating temperature: -40 °C to 105 °C
- Package: Wettable Flanks FCQFN 22 pins, 3.5 mm x 3.5 mm x 0.55 mm, 0.5 mm pitch

## Applications

- Automotive
  - Tire Pressure Measuring (TPMS)
  - Car Access/Keyless Entry/Passive Start (PEPS)
  - Onboard Diagnostics (OBD)
  - Battery Management Systems (BMS)
- Industrial appliances
  - Asset Tracking
  - Logistics
  - Industrial Automation
- Lighting
- Beacons

## Key Benefits

- Lowest power consumption
- Smallest system size
- Lowest system cost

# Contents

|   |           |
|---|-----------|
| <b>Key Features</b> .....                                 | <b>1</b>  |
| <b>Applications</b> .....                                 | <b>2</b>  |
| <b>Key Benefits</b> .....                                 | <b>2</b>  |
| <b>Contents</b> .....                                     | <b>3</b>  |
| <b>Figures</b> .....                                      | <b>9</b>  |
| <b>Tables</b> .....                                       | <b>10</b> |
| <b>1. Block Diagram</b> .....                             | <b>21</b> |
| <b>2. Package and Pinout</b> .....                        | <b>22</b> |
| 2.1 WFFCQFN22.....  | 22        |
| <b>3. Specifications</b> .....                            | <b>26</b> |
| 3.1 Absolute Maximum Ratings.....                         | 26        |
| 3.2 Recommended Operating Conditions .....                | 26        |
| 3.3 DC Characteristics.....                               | 27        |
| 3.4 Timing Characteristics .....                          | 28        |
| 3.5 Thermal Characteristics.....                          | 28        |
| 3.6 DCDC Converter Characteristics.....                   | 28        |
| 3.7 Digital I/O Characteristics .....                     | 29        |
| 3.8 GP ADC Characteristics .....                          | 30        |
| 3.9 LDO_LOW Characteristics .....                         | 32        |
| 3.10 Power On Reset Characteristics .....                 | 33        |
| 3.11 RC32M Oscillator Characteristics.....                | 33        |
| 3.12 RCX Oscillator Characteristics .....                 | 33        |
| 3.13 Temperature Sensor Characteristics.....              | 34        |
| 3.14 XTAL32kHz Oscillator Characteristics.....            | 34        |
| 3.15 XTAL32MHz Oscillator Characteristics .....           | 35        |
| 3.16 Radio Characteristics.....                           | 35        |
| <b>4. System Overview</b> .....                           | <b>39</b> |
| 4.1 Internal Blocks .....                                 | 39        |
| 4.2 Power management unit.....                            | 40        |
| 4.2.1 Introduction.....                                   | 40        |
| 4.2.2 Architecture .....                                  | 40        |
| 4.2.2.1 Digital Power Domains.....                        | 41        |
| 4.2.2.2 Power Modes .....                                 | 42        |
| 4.2.2.3 VDD Level in Hibernation .....                    | 45        |
| 4.2.2.4 Retainable Registers.....                         | 45        |
| 4.2.3 Programming.....                                    | 45        |
| 4.2.3.1 Buck Configuration.....                           | 45        |
| 4.2.3.2 Bypass Configuration.....                         | 46        |
| 4.3 Hardware FSM (Powerup, Wake-up, and Go-to-Sleep)..... | 47        |
| 4.3.1 Powerup/Wake-up in Buck Configuration .....         | 48        |
| 4.3.2 Go-to-Sleep and Refresh Bandgap.....                | 49        |

|            |   |           |
|------------|---|-----------|
| 4.4        | OTP Memory Layout.....                            | 49        |
| 4.4.1      | OTP Header .....                                  | 50        |
| 4.4.2      | Configuration Script.....                         | 52        |
| 4.5        | BootROM Sequence.....                             | 53        |
| <b>5.</b>  | <b>Reset .....</b>                                | <b>56</b> |
| 5.1        | Introduction .....                                | 56        |
| 5.2        | Architecture.....                                 | 56        |
| 5.2.1      | POR, Hardware, and Software Reset .....           | 56        |
| 5.2.2      | POR Functionality .....                           | 58        |
| 5.2.2.1    | POR Timer Clock .....                             | 58        |
| 5.2.2.2    | RST Pad .....                                     | 58        |
| 5.2.2.3    | POR from GPIO .....                               | 58        |
| 5.2.3      | POR Timing Diagram .....                          | 58        |
| 5.2.4      | POR Considerations .....                          | 59        |
| 5.3        | Programming .....                                 | 59        |
| <b>6.</b>  | <b>Arm Cortex-M0+ .....</b>                       | <b>60</b> |
| 6.1        | Introduction .....                                | 60        |
| 6.2        | Architecture.....                                 | 61        |
| 6.2.1      | Interrupts .....                                  | 61        |
| 6.2.2      | System Timer (SysTick).....                       | 62        |
| 6.2.3      | Wake-up Interrupt Controller.....                 | 63        |
| 6.3        | Programming .....                                 | 63        |
| <b>7.</b>  | <b>AMBA Bus .....</b>                             | <b>64</b> |
| 7.1        | Introduction .....                                | 64        |
| 7.2        | Architecture.....                                 | 64        |
| 7.3        | Programming .....                                 | 65        |
| <b>8.</b>  | <b>Memory Map .....</b>                           | <b>66</b> |
| <b>9.</b>  | <b>Memory Controller .....</b>                    | <b>68</b> |
| 9.1        | Introduction .....                                | 68        |
| 9.2        | Architecture.....                                 | 68        |
| 9.2.1      | Arbitration .....                                 | 68        |
| <b>10.</b> | <b>Clock Generation .....</b>                     | <b>69</b> |
| 10.1       | Clock Tree .....                                  | 69        |
| 10.1.1     | General Clock Constraints .....                   | 70        |
| 10.2       | Crystal Oscillators.....                          | 71        |
| 10.2.1     | Frequency Control (32 MHz Crystal) .....          | 71        |
| 10.2.2     | Automated Trimming and Settling Notification..... | 72        |
| 10.3       | RC Oscillators.....                               | 73        |
| 10.3.1     | Frequency Calibration .....                       | 73        |
| <b>11.</b> | <b>OTP Controller .....</b>                       | <b>74</b> |
| 11.1       | Introduction .....                                | 74        |
| 11.2       | Architecture.....                                 | 74        |
| 11.2.1     | OTP Accessing Considerations .....                | 75        |

|            |  |           |
|------------|--|-----------|
| 11.3       | Programming .....                          | 75        |
| <b>12.</b> | <b>DMA Controller .....</b>                | <b>77</b> |
| 12.1       | Introduction .....                         | 77        |
| 12.2       | Architecture.....                          | 77        |
| 12.2.1     | DMA Peripherals .....                      | 77        |
| 12.2.2     | Input/Output Multiplexer .....             | 78        |
| 12.2.3     | DMA Channel Operation .....                | 78        |
| 12.2.4     | DMA Arbitration .....                      | 79        |
| 12.2.5     | Freezing DMA Channels .....                | 80        |
| 12.3       | Programming .....                          | 80        |
| 12.3.1     | Memory to Memory Transfers .....           | 80        |
| 12.3.2     | Peripheral to Memory Transfers.....        | 80        |
| <b>13.</b> | <b>I2C Interface .....</b>                 | <b>81</b> |
| 13.1       | Introduction .....                         | 81        |
| 13.2       | Architecture.....                          | 81        |
| 13.2.1     | I2C Bus Terms .....                        | 82        |
| 13.2.1.1   | Bus Transfer Terms .....                   | 82        |
| 13.2.2     | I2C Behavior.....                          | 83        |
| 13.2.2.1   | START and STOP Generation .....            | 83        |
| 13.2.2.2   | Combined Formats .....                     | 83        |
| 13.2.3     | I2C Protocols.....                         | 84        |
| 13.2.3.1   | START and STOP Conditions .....            | 84        |
| 13.2.3.2   | Addressing Slave Protocol.....             | 84        |
| 13.2.3.3   | Transmitting and Receiving Protocols ..... | 85        |
| 13.2.4     | Multiple Master Arbitration .....          | 87        |
| 13.2.5     | Clock Synchronization.....                 | 88        |
| 13.3       | Programming .....                          | 88        |
| <b>14.</b> | <b>UART .....</b>                          | <b>90</b> |
| 14.1       | Introduction .....                         | 90        |
| 14.2       | Architecture.....                          | 91        |
| 14.2.1     | UART (RS232) Serial Protocol.....          | 91        |
| 14.2.2     | Clock Support.....                         | 92        |
| 14.2.3     | Interrupts .....                           | 92        |
| 14.2.4     | Programmable THRE Interrupt .....          | 93        |
| 14.2.5     | Shadow Registers .....                     | 95        |
| 14.2.6     | Direct Test Mode.....                      | 95        |
| 14.3       | Programming .....                          | 95        |
| <b>15.</b> | <b>SPI Interface .....</b>                 | <b>96</b> |
| 15.1       | Introduction .....                         | 96        |
| 15.2       | Architecture.....                          | 97        |
| 15.2.1     | SPI Timing.....                            | 97        |
| 15.2.2     | SPI Controller Enhancements.....           | 98        |
| 15.3       | Programming .....                          | 98        |

|            |  |            |
|------------|--|------------|
| 15.3.1     | Master Mode .....                        | 98         |
| 15.3.2     | Slave Mode .....                         | 99         |
| <b>16.</b> | <b>Quadrature Decoder .....</b>          | <b>100</b> |
| 16.1       | Introduction .....                       | 100        |
| 16.2       | Architecture.....                        | 100        |
| 16.3       | Programming .....                        | 101        |
| <b>17.</b> | <b>Clockless Wake-up Controller.....</b> | <b>103</b> |
| 17.1       | Introduction .....                       | 103        |
| 17.2       | Architecture.....                        | 103        |
| 17.3       | Programming .....                        | 103        |
| <b>18.</b> | <b>Clocked Wake-up Controller.....</b>   | <b>105</b> |
| 18.1       | Introduction .....                       | 105        |
| 18.2       | Architecture.....                        | 105        |
| 18.3       | Programming .....                        | 106        |
| <b>19.</b> | <b>Timer 0 .....</b>                     | <b>107</b> |
| 19.1       | Introduction .....                       | 107        |
| 19.2       | Architecture.....                        | 107        |
| 19.3       | Programming .....                        | 109        |
| 19.3.1     | Timer Functionality.....                 | 109        |
| 19.3.2     | PWM Generation.....                      | 109        |
| <b>20.</b> | <b>Timer 1 .....</b>                     | <b>111</b> |
| 20.1       | Introduction .....                       | 111        |
| 20.2       | Architecture.....                        | 111        |
| 20.3       | Programming .....                        | 112        |
| 20.3.1     | Timer Functionality.....                 | 112        |
| 20.3.2     | Capture Functionality .....              | 112        |
| 20.3.3     | Frequency Measuring Functionality .....  | 112        |
| <b>21.</b> | <b>Timer 2 .....</b>                     | <b>114</b> |
| 21.1       | Introduction .....                       | 114        |
| 21.2       | Architecture.....                        | 114        |
| 21.3       | Programming .....                        | 115        |
| 21.3.1     | PWM Generation.....                      | 115        |
| 21.3.2     | Freeze Functionality .....               | 116        |
| <b>22.</b> | <b>Watchdog Timer.....</b>               | <b>117</b> |
| 22.1       | Introduction .....                       | 117        |
| 22.2       | Architecture.....                        | 117        |
| 22.3       | Programming .....                        | 118        |
| <b>23.</b> | <b>Temperature Sensor.....</b>           | <b>119</b> |
| 23.1       | Introduction .....                       | 119        |
| 23.2       | Architecture.....                        | 119        |
| 23.3       | Programming .....                        | 120        |
| 23.3.1     | Absolute Temperature.....                | 120        |
| 23.3.2     | Relative Temperature.....                | 121        |

|   |            |
|---|------------|
| <b>24. Keyboard Controller .....</b>                        | <b>122</b> |
| 24.1 Introduction .....                                     | 122        |
| 24.2 Architecture.....                                      | 122        |
| 24.2.1 Keyboard Scanner .....                               | 122        |
| 24.2.2 GPIO Interrupt Generator.....                        | 123        |
| 24.3 Programming .....                                      | 124        |
| 24.3.1 Keyboard Scanner .....                               | 124        |
| 24.3.2 GPIO Interrupts .....                                | 124        |
| <b>25. Input/Output Ports .....</b>                         | <b>125</b> |
| 25.1 Introduction .....                                     | 125        |
| 25.2 Architecture.....                                      | 125        |
| 25.2.1 Programmable Pin Assignment.....                     | 125        |
| 25.2.1.1 Priority.....                                      | 125        |
| 25.2.1.2 Direction Control .....                            | 126        |
| 25.2.2 General Purpose Port Registers .....                 | 126        |
| 25.2.2.1 Port Data Register .....                           | 126        |
| 25.2.2.2 Port Set Data Output Register .....                | 126        |
| 25.2.2.3 Port Reset Data Output Register .....              | 126        |
| 25.2.3 Fixed Assignment Functionality .....                 | 126        |
| 25.2.4 Types of GPIO Pads .....                             | 127        |
| 25.2.5 Driving Strength.....                                | 127        |
| <b>26. General Purpose ADC .....</b>                        | <b>128</b> |
| 26.1 Introduction .....                                     | 128        |
| 26.2 Architecture.....                                      | 128        |
| 26.2.1 Input Channels .....                                 | 129        |
| 26.2.2 Operating Modes.....                                 | 130        |
| 26.2.2.1 Enabling the ADC .....                             | 131        |
| 26.2.2.2 Manual Mode .....                                  | 131        |
| 26.2.2.3 Continuous Mode.....                               | 131        |
| 26.2.3 Conversion Modes .....                               | 131        |
| 26.2.3.1 AD Conversion.....                                 | 131        |
| 26.2.3.2 Averaging.....                                     | 132        |
| 26.2.3.3 Chopper Mode .....                                 | 133        |
| 26.2.4 Additional Settings .....                            | 133        |
| 26.2.5 Non-Ideal Effects.....                               | 133        |
| 26.2.6 Offset Calibration .....                             | 134        |
| 26.2.7 Zero-Scale Adjustment.....                           | 134        |
| 26.2.8 Common Mode Adjustment.....                          | 134        |
| 26.2.9 Input Impedance, Inductance, and Input Settling..... | 134        |
| 26.3 Programming .....                                      | 135        |
| <b>27. Real Time Clock .....</b>                            | <b>136</b> |
| 27.1 Introduction .....                                     | 136        |
| 27.2 Architecture.....                                      | 136        |

---

|            |   |            |
|------------|---|------------|
| 27.3       | Programming .....   | 137        |
| <b>28.</b> | <b>Power .....</b>  | <b>138</b> |
| 28.1       | DCDC Converter.....   | 138        |
| 28.2       | LDOs.....   | 139        |
| 28.3       | POR Circuit.....  | 139        |
| <b>29.</b> | <b>Bluetooth® LE Core.....</b>  | <b>140</b> |
| 29.1       | Architecture.....   | 140        |
| 29.1.1     | Exchange Memory .....   | 140        |
| 29.2       | Programming .....   | 141        |
| 29.2.1     | Wake-up IRQ.....  | 141        |
| 29.2.2     | Switch from Bluetooth LE Active Mode to Bluetooth LE Deep Sleep Mode..... | 141        |
| 29.2.3     | Switch from Bluetooth LE Deep Sleep Mode to Bluetooth LE Active Mode..... | 142        |
| 29.2.3.1   | Switching at an Anchor Point.....   | 142        |
| 29.2.3.2   | Switching due to an External Event.....                                   | 143        |
| <b>30.</b> | <b>Radio.....</b>   | <b>145</b> |
| 30.1       | Introduction .....  | 145        |
| 30.2       | Architecture.....   | 145        |
| 30.2.1     | Receiver .....  | 145        |
| 30.2.2     | Synthesizer.....  | 145        |
| 30.2.3     | Transmitter .....   | 146        |
| 30.2.4     | RFIO .....  | 146        |
| 30.2.5     | Biasing.....  | 146        |
| 30.2.6     | RF Monitoring.....  | 146        |
| <b>31.</b> | <b>Registers.....</b>   | <b>147</b> |
| 31.1       | Analog Miscellaneous Registers .....                                      | 147        |
| 31.2       | Bluetooth® LE Core Registers.....   | 148        |
| 31.3       | Clock Generation and Reset Registers .....                                | 174        |
| 31.4       | DCDC Converter Registers .....  | 188        |
| 31.5       | DMA Controller Registers.....   | 191        |
| 31.6       | General-Purpose ADC Registers .....                                       | 204        |
| 31.7       | General-Purpose I/O Registers .....                                       | 208        |
| 31.8       | General-Purpose Registers .....   | 215        |
| 31.9       | I2C Interface Registers.....  | 218        |
| 31.10      | Keyboard Scanner Registers.....   | 236        |
| 31.11      | Miscellaneous Registers.....  | 241        |
| 31.12      | OTP Controller Registers.....   | 244        |
| 31.13      | Quadrature Decoder Registers.....   | 250        |
| 31.14      | Real Time Clock Registers .....   | 253        |
| 31.15      | SPI Interface Registers.....  | 260        |
| 31.16      | Timer and Triple PWM Registers .....                                      | 265        |
| 31.17      | Timer1 Registers .....  | 269        |
| 31.18      | UART Interface Registers.....   | 273        |
| 31.19      | Chip Version Registers .....  | 319        |

|   |            |
|---|------------|
| 31.20 Wake-up Registers .....               | 320        |
| 31.21 Watchdog Registers .....              | 323        |
| <b>32. Ordering Information.....</b>        | <b>324</b> |
| <b>33. Package Information .....</b>        | <b>325</b> |
| 33.1 Moisture Sensitivity Level (MSL) ..... | 325        |
| 33.2 Soldering Information.....             | 325        |
| 33.3 Package Outline .....                  | 325        |
| <b>Revision History .....</b>               | <b>326</b> |

## Figures

|   |    |
|---|----|
| Figure 1. DA14533 block diagram .....                               | 21 |
| Figure 2. WFFCQFN22 pin assignment (top view).....                  | 22 |
| Figure 3. Power management unit: buck configuration .....           | 41 |
| Figure 4. Power management unit: bypass configuration .....         | 41 |
| Figure 5. Digital power domains .....                               | 42 |
| Figure 6. Powerup/wake-up/sleep FSM diagram .....                   | 47 |
| Figure 7. Powerup (Buck).....                                       | 48 |
| Figure 8. Wake-up from hibernation (Buck).....                      | 48 |
| Figure 9. Wake-up (Buck).....                                       | 49 |
| Figure 10. Go-to-sleep and bandgap refresh .....                    | 49 |
| Figure 11. OTP layout scheme .....                                  | 50 |
| Figure 12. BootROM sequence .....                                   | 54 |
| Figure 13. Reset block diagram.....                                 | 56 |
| Figure 14. POR timing diagram .....                                 | 58 |
| Figure 15. Arm Cortex-M0+ block diagram .....                       | 60 |
| Figure 16. AMBA bus architecture and power domains .....            | 64 |
| Figure 17. Memory controller block diagram .....                    | 68 |
| Figure 18. Clock tree diagram .....                                 | 69 |
| Figure 19. Crystal oscillator circuits .....                        | 71 |
| Figure 20. XTAL32MHz oscillator frequency trimming .....            | 71 |
| Figure 21. Automated mechanism for XTAL32M trim and settling.....   | 72 |
| Figure 22. OTP controller block diagram.....                        | 74 |
| Figure 23. DMA controller block diagram .....                       | 77 |
| Figure 24. DMA channel diagram .....                                | 79 |
| Figure 25. I2C controller block diagram.....                        | 81 |
| Figure 26. Master/slave and transmitter/receiver relationships..... | 82 |
| Figure 27. Data transfer on the I2C bus .....                       | 83 |
| Figure 28. START and STOP conditions.....                           | 84 |
| Figure 29. 7-bit address format.....                                | 84 |
| Figure 30. 10-bit address format.....                               | 85 |
| Figure 31. Master-transmitter protocol .....                        | 86 |
| Figure 32. Master-receiver protocol.....                            | 86 |
| Figure 33. START BYTE transfer .....                                | 87 |
| Figure 34. Multiple master arbitration .....                        | 88 |
| Figure 35. Multiple master clock synchronization.....               | 88 |
| Figure 36. UART block diagram .....                                 | 90 |
| Figure 37. Serial data format .....                                 | 91 |

Figure 38. Receiver serial data sampling points..... 91

Figure 39. Flowchart of interrupt generation for programmable THRE interrupt mode..... 94

Figure 40. Flowchart of interrupt generation when not in programmable THRE interrupt mode ..... 94

Figure 41. SPI block diagram ..... 96

Figure 42. SPI Slave mode timing (CPOL = 0, CPHA = 0) ..... 97

Figure 43. Quadrature decoder block diagram..... 100

Figure 44. Moving forward on axis X..... 100

Figure 45. Moving backwards on axis X..... 101

Figure 46. Digital filtering and edge detection circuit..... 101

Figure 47. Clockless wake-up controller circuit ..... 103

Figure 48. Clocked wake-up controller block diagram ..... 105

Figure 49. Event counter state machine for the wake-up interrupt generator ..... 106

Figure 50. Timer 0 block diagram ..... 107

Figure 51. Timer 0 PWM mode..... 109

Figure 52. Timer 1 block diagram ..... 111

Figure 53. Timer 2 block diagram ..... 114

Figure 54. Timer 2 timing diagram..... 115

Figure 55. Watchdog timer block diagram ..... 117

Figure 56. Temperature sensor behavior ..... 119

Figure 57. Keyboard controller block diagram..... 122

Figure 58. Keyboard scanner state machine..... 123

Figure 59. GPIO interrupt generator state machine ..... 124

Figure 60. Port P0 with programmable pin assignment and driving strength..... 125

Figure 61. Type A GPIO Pad - GPIO with Schmitt trigger on input..... 127

Figure 62. Type B GPIO Pad - GPIO with Schmitt trigger and RC filter on input..... 127

Figure 63. Block diagram of GPADC..... 128

Figure 64. GPADC operation flow diagram ..... 130

Figure 65. Real Time Clock block diagram..... 136

Figure 66. DCDC block diagram - buck configuration ..... 138

Figure 67. DCDC efficiency in buck configuration ..... 139

Figure 68. Bluetooth LE core block diagram..... 140

Figure 69. Entering Bluetooth® LE Deep Sleep mode ..... 142

Figure 70. Exit Bluetooth LE Deep Sleep mode at predetermined time (zoom in)..... 142

Figure 71. Exit Bluetooth LE Deep Sleep mode after predetermined time (zoom in) ..... 143

Figure 72. Exit Bluetooth LE Deep Sleep mode at predetermined time (zoom out) ..... 143

Figure 73. Exit Bluetooth LE Deep Sleep mode due to external event ..... 144

Figure 74. Bluetooth radio block diagram ..... 145

## Tables

Table 1: DA14533 WFFCQFN22 pin description ..... 22

Table 2: Absolute maximum ratings ..... 26

Table 3: Recommended operating conditions ..... 26

Table 4: DC characteristics..... 27

Table 5: Timing characteristics..... 28

Table 6: Thermal characteristics..... 28

Table 7: DCDC Converter - Recommended operating conditions ..... 28

Table 8: DCDC Converter - DC characteristics ..... 28

|   |     |
|---|-----|
| Table 9: Digital Pad - Recommended operating conditions .....                       | 29  |
| Table 10: Digital Pad - DC characteristics .....                                    | 29  |
| Table 11: Digital Pad with LPF - Recommended operating conditions .....             | 30  |
| Table 12: Digital Pad with LPF - DC characteristics .....                           | 30  |
| Table 13: GPADC - Recommended operating conditions .....                            | 30  |
| Table 14: GPADC - DC characteristics .....  | 31  |
| Table 15: GPADC - Electrical performance .....                                      | 32  |
| Table 16: LDO_LOW - Recommended operating conditions .....                          | 32  |
| Table 17: LDO_LOW - DC characteristics .....  | 32  |
| Table 18: POR VBAT_HIGH - DC characteristics .....                                  | 33  |
| Table 19: POR VBAT_LOW - DC characteristics .....                                   | 33  |
| Table 20: RC32M - Timing characteristics .....                                      | 33  |
| Table 21: RCX - Timing characteristics .....  | 33  |
| Table 22: Temperature Sensor - DC characteristics .....                             | 34  |
| Table 23: XTAL32K - Recommended operating conditions .....                          | 34  |
| Table 24: XTAL32K - Timing characteristics .....                                    | 35  |
| Table 25: XTAL32M - Recommended operating conditions .....                          | 35  |
| Table 26: Radio1M - Recommended operating conditions .....                          | 35  |
| Table 27: Radio1M - DC characteristics .....  | 36  |
| Table 28: Radio1M - AC characteristics .....  | 36  |
| Table 29: Power domains description .....   | 42  |
| Table 30: Power modes, digital power domains, clocks, and wake-up triggers .....    | 43  |
| Table 31: Power rails drivers and voltages .....                                    | 44  |
| Table 32: VDD_Clamp recommended settings over temperature and load .....            | 45  |
| Table 33: Retainable registers .....  | 45  |
| Table 34: OTP header .....  | 50  |
| Table 35: CS commands and description .....   | 52  |
| Table 36: CS example .....  | 53  |
| Table 37: Booting sequence steps .....  | 55  |
| Table 38: Reset signals and registers .....   | 57  |
| Table 39: Interrupt list .....  | 61  |
| Table 40: Arm documents list .....  | 63  |
| Table 41: Memory map .....  | 66  |
| Table 42: Generated clocks description .....  | 70  |
| Table 43: DMA served peripherals .....  | 77  |
| Table 44: I2C definition of bits in first byte in 10-bit address format .....       | 85  |
| Table 45: UART baud rate generation .....   | 91  |
| Table 46: UART interrupt priorities .....   | 92  |
| Table 47: SPI modes configuration and SCK states .....                              | 97  |
| Table 48: SPI timing parameters .....   | 97  |
| Table 49: Fixed assignment of specific signals .....                                | 126 |
| Table 50: ADC input channels .....  | 129 |
| Table 51: GPADC external input channels and voltage range .....                     | 129 |
| Table 52: ADC_LDO start-up delay .....  | 131 |
| Table 53: ADC sampling time constant ( $T_{ADC\_SMPL}$ ) .....                      | 132 |
| Table 54: ENOB in Oversampling mode .....   | 133 |
| Table 55: GPADC calibration procedure for Single-Ended and Differential modes ..... | 134 |
| Table 56: Common mode adjustment .....  | 134 |

|   |     |
|---|-----|
| Table 57: Register map ANAMISC .....                  | 147 |
| Table 58: CLK_REF_SEL_REG (0x50001600).....           | 147 |
| Table 59: CLK_REF_CNT_REG (0x50001602).....           | 147 |
| Table 60: CLK_REF_VAL_L_REG (0x50001604).....         | 148 |
| Table 61: CLK_REF_VAL_H_REG (0x50001606).....         | 148 |
| Table 62: Register map BLE.....                       | 148 |
| Table 63: BLE_RWBLECNTL_REG (0x40000000).....         | 150 |
| Table 64: BLE_VERSION_REG (0x40000004).....           | 151 |
| Table 65: BLE_RWBLECONF_REG (0x40000008).....         | 152 |
| Table 66: BLE_INTCNTL_REG (0x4000000C).....           | 152 |
| Table 67: BLE_INTSTAT_REG (0x40000010).....           | 153 |
| Table 68: BLE_INTRAWSTAT_REG (0x40000014) .....       | 154 |
| Table 69: BLE_INTACK_REG (0x40000018).....            | 155 |
| Table 70: BLE_BASETIMECNT_REG (0x4000001C) .....      | 157 |
| Table 71: BLE_FINETIMECNT_REG (0x40000020) .....      | 157 |
| Table 72: BLE_BDADDRL_REG (0x40000024).....           | 157 |
| Table 73: BLE_BDADDRU_REG (0x40000028).....           | 157 |
| Table 74: BLE_CURRENTRXDESCPTR_REG (0x4000002C) ..... | 157 |
| Table 75: BLE_DEEPSLCNTL_REG (0x40000030) .....       | 157 |
| Table 76: BLE_DEEPSLWKUP_REG (0x40000034).....        | 158 |
| Table 77: BLE_DEEPSLSTAT_REG (0x40000038) .....       | 158 |
| Table 78: BLE_ENBPRESET_REG (0x4000003C) .....        | 158 |
| Table 79: BLE_FINECNTCORR_REG (0x40000040) .....      | 159 |
| Table 80: BLE_BASETIMECNTCORR_REG (0x40000044) .....  | 159 |
| Table 81: BLE_DIAGCNTL_REG (0x40000050).....          | 159 |
| Table 82: BLE_DIAGSTAT_REG (0x40000054).....          | 160 |
| Table 83: BLE_DEBUGADDMAX_REG (0x40000058) .....      | 160 |
| Table 84: BLE_DEBUGADDMIN_REG (0x4000005C).....       | 160 |
| Table 85: BLE_ERRORYPESTAT_REG (0x40000060).....      | 160 |
| Table 86: BLE_SWPROFILING_REG (0x40000064) .....      | 163 |
| Table 87: BLE_RADIOCNTL1_REG (0x40000074).....        | 163 |
| Table 88: BLE_RADIOPWRUPDN_REG (0x40000080).....      | 163 |
| Table 89: BLE_ADVCHMAP_REG (0x40000090) .....         | 163 |
| Table 90: BLE_ADVTIM_REG (0x400000A0).....            | 164 |
| Table 91: BLE_ACTSCANSTAT_REG (0x400000A4).....       | 164 |
| Table 92: BLE_WLPUBADDPTR_REG (0x400000B0).....       | 164 |
| Table 93: BLE_WLPRIVADDPTR_REG (0x400000B4).....      | 164 |
| Table 94: BLE_WLNBDEV_REG (0x400000B8).....           | 164 |
| Table 95: BLE_AESCNTL_REG (0x400000C0).....           | 164 |
| Table 96: BLE_AESKEY31_0_REG (0x400000C4).....        | 165 |
| Table 97: BLE_AESKEY63_32_REG (0x400000C8).....       | 165 |
| Table 98: BLE_AESKEY95_64_REG (0x400000CC) .....      | 165 |
| Table 99: BLE_AESKEY127_96_REG (0x400000D0).....      | 165 |
| Table 100: BLE_AESPTR_REG (0x400000D4).....           | 165 |
| Table 101: BLE_TXMICVAL_REG (0x400000D8) .....        | 165 |
| Table 102: BLE_RXMICVAL_REG (0x400000DC) .....        | 165 |
| Table 103: BLE_RFTESTCNTL_REG (0x400000E0).....       | 165 |
| Table 104: BLE_RFTESTTXSTAT_REG (0x400000E4) .....    | 166 |

|   |     |
|---|-----|
| Table 105: BLE_RFTESTRXSTAT_REG (0x400000E8)..... | 166 |
| Table 106: BLE_TIMGENCTL_REG (0x400000F0).....    | 167 |
| Table 107: BLE_GROSSTIMTGT_REG (0x400000F4).....  | 167 |
| Table 108: BLE_FINETIMTGT_REG (0x400000F8).....   | 167 |
| Table 109: BLE_SAMPLECLK_REG (0x400000FC).....    | 167 |
| Table 110: BLE_COEXIFCNTL0_REG (0x40000100).....  | 167 |
| Table 111: BLE_COEXIFCNTL1_REG (0x40000104).....  | 168 |
| Table 112: BLE_BLEMPRIO0_REG (0x40000108).....    | 169 |
| Table 113: BLE_BLEMPRIO1_REG (0x4000010C).....    | 169 |
| Table 114: BLE_CNTL2_REG (0x40000200).....        | 169 |
| Table 115: BLE_EM_BASE_REG (0x40000208).....      | 171 |
| Table 116: BLE_DIAGCNTL2_REG (0x4000020C).....    | 172 |
| Table 117: BLE_DIAGCNTL3_REG (0x40000210).....    | 173 |
| Table 118: Register map CRG.....                  | 174 |
| Table 119: CLK_AMBA_REG (0x50000000).....         | 174 |
| Table 120: CLK_FREQ_TRIM_REG (0x50000002).....    | 175 |
| Table 121: CLK_PER_REG (0x50000004).....          | 175 |
| Table 122: CLK_RADIO_REG (0x50000008).....        | 176 |
| Table 123: CLK_CTRL_REG (0x5000000A).....         | 176 |
| Table 124: PMU_CTRL_REG (0x50000010).....         | 177 |
| Table 125: SYS_CTRL_REG (0x50000012).....         | 177 |
| Table 126: SYS_STAT_REG (0x50000014).....         | 178 |
| Table 127: TRIM_CTRL_REG (0x50000016).....        | 179 |
| Table 128: RAM_PWR_CTRL_REG (0x50000018).....     | 179 |
| Table 129: CLK_RC32K_REG (0x50000020).....        | 180 |
| Table 130: CLK_XTAL32K_REG (0x50000022).....      | 180 |
| Table 131: CLK_RC32M_REG (0x50000024).....        | 181 |
| Table 132: CLK_RCX_REG (0x50000026).....          | 181 |
| Table 133: BANDGAP_REG (0x50000028).....          | 181 |
| Table 134: ANA_STATUS_REG (0x5000002A).....       | 182 |
| Table 135: XTAL32M_START_REG (0x50000030).....    | 183 |
| Table 136: XTAL32M_TRSTAT_REG (0x50000032).....   | 183 |
| Table 137: XTALRDY_CTRL_REG (0x50000034).....     | 183 |
| Table 138: XTAL32M_CTRL0_REG (0x50000038).....    | 183 |
| Table 139: POR_PIN_REG (0x50000040).....          | 184 |
| Table 140: POR_TIMER_REG (0x50000042).....        | 184 |
| Table 141: PMU_SLEEP_REG (0x50000050).....        | 184 |
| Table 142: POWER_CTRL_REG (0x50000052).....       | 185 |
| Table 143: POWER_LEVEL_REG (0x50000054).....      | 186 |
| Table 144: DCDC_SLP_CTRL_REG (0x50000056).....    | 187 |
| Table 145: LDO_CORE_LEVEL_REG (0x50000058).....   | 187 |
| Table 146: Register map DCDC.....                 | 188 |
| Table 147: DCDC_CTRL_REG (0x50000080).....        | 188 |
| Table 148: DCDC_CTRL1_REG (0x50000082).....       | 189 |
| Table 149: Register map DMA.....                  | 191 |
| Table 150: DMA0_A_STARTL_REG (0x50003600).....    | 192 |
| Table 151: DMA0_A_STARTH_REG (0x50003602).....    | 192 |
| Table 152: DMA0_B_STARTL_REG (0x50003604).....    | 192 |

|   |     |
|---|-----|
| Table 153: DMA0_B_STARTH_REG (0x50003606).....    | 192 |
| Table 154: DMA0_INT_REG (0x50003608).....         | 192 |
| Table 155: DMA0_LEN_REG (0x5000360A).....         | 192 |
| Table 156: DMA0_CTRL_REG (0x5000360C).....        | 192 |
| Table 157: DMA0_IDX_REG (0x5000360E).....         | 194 |
| Table 158: DMA1_A_STARTL_REG (0x50003610).....    | 194 |
| Table 159: DMA1_A_STARTH_REG (0x50003612).....    | 194 |
| Table 160: DMA1_B_STARTL_REG (0x50003614).....    | 194 |
| Table 161: DMA1_B_STARTH_REG (0x50003616).....    | 194 |
| Table 162: DMA1_INT_REG (0x50003618).....         | 194 |
| Table 163: DMA1_LEN_REG (0x5000361A).....         | 195 |
| Table 164: DMA1_CTRL_REG (0x5000361C).....        | 195 |
| Table 165: DMA1_IDX_REG (0x5000361E).....         | 196 |
| Table 166: DMA2_A_STARTL_REG (0x50003620).....    | 196 |
| Table 167: DMA2_A_STARTH_REG (0x50003622).....    | 196 |
| Table 168: DMA2_B_STARTL_REG (0x50003624).....    | 197 |
| Table 169: DMA2_B_STARTH_REG (0x50003626).....    | 197 |
| Table 170: DMA2_INT_REG (0x50003628).....         | 197 |
| Table 171: DMA2_LEN_REG (0x5000362A).....         | 197 |
| Table 172: DMA2_CTRL_REG (0x5000362C).....        | 197 |
| Table 173: DMA2_IDX_REG (0x5000362E).....         | 199 |
| Table 174: DMA3_A_STARTL_REG (0x50003630).....    | 199 |
| Table 175: DMA3_A_STARTH_REG (0x50003632).....    | 199 |
| Table 176: DMA3_B_STARTL_REG (0x50003634).....    | 199 |
| Table 177: DMA3_B_STARTH_REG (0x50003636).....    | 199 |
| Table 178: DMA3_INT_REG (0x50003638).....         | 199 |
| Table 179: DMA3_LEN_REG (0x5000363A).....         | 199 |
| Table 180: DMA3_CTRL_REG (0x5000363C).....        | 200 |
| Table 181: DMA3_IDX_REG (0x5000363E).....         | 201 |
| Table 182: DMA_REQ_MUX_REG (0x50003680).....      | 201 |
| Table 183: DMA_INT_STATUS_REG (0x50003682).....   | 202 |
| Table 184: DMA_CLEAR_INT_REG (0x50003684).....    | 202 |
| Table 185: Register map GPADC.....                | 204 |
| Table 186: GP_ADC_CTRL_REG (0x50001500).....      | 204 |
| Table 187: GP_ADC_CTRL2_REG (0x50001502).....     | 205 |
| Table 188: GP_ADC_CTRL3_REG (0x50001504).....     | 206 |
| Table 189: GP_ADC_SEL_REG (0x50001506).....       | 206 |
| Table 190: GP_ADC_OFFP_REG (0x50001508).....      | 207 |
| Table 191: GP_ADC_OFFN_REG (0x5000150A).....      | 207 |
| Table 192: GP_ADC_CLEAR_INT_REG (0x5000150E)..... | 207 |
| Table 193: GP_ADC_RESULT_REG (0x50001510).....    | 207 |
| Table 194: Register map GPIO.....                 | 208 |
| Table 195: P0_DATA_REG (0x50003000).....          | 208 |
| Table 196: P0_SET_DATA_REG (0x50003002).....      | 208 |
| Table 197: P0_RESET_DATA_REG (0x50003004).....    | 208 |
| Table 198: P00_MODE_REG (0x50003006).....         | 209 |
| Table 199: P01_MODE_REG (0x50003008).....         | 210 |
| Table 200: P02_MODE_REG (0x5000300A).....         | 210 |

|  |     |
|--|-----|
| Table 201: P03_MODE_REG (0x5000300C).....          | 210 |
| Table 202: P04_MODE_REG (0x5000300E).....          | 211 |
| Table 203: P05_MODE_REG (0x50003010).....          | 211 |
| Table 204: P06_MODE_REG (0x50003012).....          | 211 |
| Table 205: P07_MODE_REG (0x50003014).....          | 212 |
| Table 206: P08_MODE_REG (0x50003016).....          | 212 |
| Table 207: P09_MODE_REG (0x50003018).....          | 212 |
| Table 208: P010_MODE_REG (0x5000301A).....         | 213 |
| Table 209: P011_MODE_REG (0x5000301C).....         | 213 |
| Table 210: PAD_WEAK_CTRL_REG (0x5000301E).....     | 213 |
| Table 211: TEST_CTRL5_REG (0x50003042).....        | 214 |
| Table 212: Register map GPREG.....                 | 215 |
| Table 213: SET_FREEZE_REG (0x50003300).....        | 215 |
| Table 214: RESET_FREEZE_REG (0x50003302).....      | 215 |
| Table 215: DEBUG_REG (0x50003304).....             | 216 |
| Table 216: GP_STATUS_REG (0x50003306).....         | 216 |
| Table 217: GP_CONTROL_REG (0x50003308).....        | 216 |
| Table 218: BLE_TIMER_REG (0x5000330A).....         | 217 |
| Table 219: Register map I2C.....                   | 218 |
| Table 220: I2C_CON_REG (0x50001300).....           | 219 |
| Table 221: I2C_TAR_REG (0x50001304).....           | 220 |
| Table 222: I2C_SAR_REG (0x50001308).....           | 220 |
| Table 223: I2C_DATA_CMD_REG (0x50001310).....      | 221 |
| Table 224: I2C_SS_SCL_HCNT_REG (0x50001314).....   | 221 |
| Table 225: I2C_SS_SCL_LCNT_REG (0x50001318).....   | 222 |
| Table 226: I2C_FS_SCL_HCNT_REG (0x5000131C).....   | 222 |
| Table 227: I2C_FS_SCL_LCNT_REG (0x50001320).....   | 222 |
| Table 228: I2C_INTR_STAT_REG (0x5000132C).....     | 223 |
| Table 229: I2C_INTR_MASK_REG (0x50001330).....     | 224 |
| Table 230: I2C_RAW_INTR_STAT_REG (0x50001334)..... | 225 |
| Table 231: I2C_RX_TL_REG (0x50001338).....         | 227 |
| Table 232: I2C_TX_TL_REG (0x5000133C).....         | 227 |
| Table 233: I2C_CLR_INTR_REG (0x50001340).....      | 227 |
| Table 234: I2C_CLR_RX_UNDER_REG (0x50001344).....  | 227 |
| Table 235: I2C_CLR_RX_OVER_REG (0x50001348).....   | 227 |
| Table 236: I2C_CLR_TX_OVER_REG (0x5000134C).....   | 228 |
| Table 237: I2C_CLR_RD_REQ_REG (0x50001350).....    | 228 |
| Table 238: I2C_CLR_TX_ABRT_REG (0x50001354).....   | 228 |
| Table 239: I2C_CLR_RX_DONE_REG (0x50001358).....   | 228 |
| Table 240: I2C_CLR_ACTIVITY_REG (0x5000135C).....  | 229 |
| Table 241: I2C_CLR_STOP_DET_REG (0x50001360).....  | 229 |
| Table 242: I2C_CLR_START_DET_REG (0x50001364)..... | 229 |
| Table 243: I2C_CLR_GEN_CALL_REG (0x50001368).....  | 229 |
| Table 244: I2C_ENABLE_REG (0x5000136C).....        | 229 |
| Table 245: I2C_STATUS_REG (0x50001370).....        | 230 |
| Table 246: I2C_TXFLR_REG (0x50001374).....         | 231 |
| Table 247: I2C_RXFLR_REG (0x50001378).....         | 231 |
| Table 248: I2C_SDA_HOLD_REG (0x5000137C).....      | 231 |

|   |     |
|---|-----|
| Table 249: I2C_TX_ABRT_SOURCE_REG (0x50001380) .....  | 231 |
| Table 250: I2C_DMA_CR_REG (0x50001388).....           | 233 |
| Table 251: I2C_DMA_TDLR_REG (0x5000138C).....         | 233 |
| Table 252: I2C_DMA_RDLR_REG (0x50001390).....         | 233 |
| Table 253: I2C_SDA_SETUP_REG (0x50001394) .....       | 233 |
| Table 254: I2C_ACK_GENERAL_CALL_REG (0x50001398)..... | 234 |
| Table 255: I2C_ENABLE_STATUS_REG (0x5000139C).....    | 234 |
| Table 256: I2C_IC_FS_SPKLEN_REG (0x500013A0).....     | 235 |
| Table 257: Register map KBRD .....                    | 236 |
| Table 258: GPIO_IRQ0_IN_SEL_REG (0x50001400).....     | 236 |
| Table 259: GPIO_IRQ1_IN_SEL_REG (0x50001402).....     | 236 |
| Table 260: GPIO_IRQ2_IN_SEL_REG (0x50001404).....     | 237 |
| Table 261: GPIO_IRQ3_IN_SEL_REG (0x50001406).....     | 237 |
| Table 262: GPIO_IRQ4_IN_SEL_REG (0x50001408).....     | 237 |
| Table 263: GPIO_DEBOUNCE_REG (0x5000140C) .....       | 237 |
| Table 264: GPIO_RESET_IRQ_REG (0x5000140E).....       | 238 |
| Table 265: GPIO_INT_LEVEL_CTRL_REG (0x50001410).....  | 238 |
| Table 266: KBRD_IRQ_IN_SEL0_REG (0x50001412).....     | 239 |
| Table 267: KBRD_CTRL_REG (0x50001414).....            | 239 |
| Table 268: Register map CRG_AON .....                 | 241 |
| Table 269: HWR_CTRL_REG (0x50000300).....             | 241 |
| Table 270: RESET_STAT_REG (0x50000304) .....          | 241 |
| Table 271: RAM_LPMX_REG (0x50000308).....             | 241 |
| Table 272: PAD_LATCH_REG (0x5000030C).....            | 242 |
| Table 273: HIBERN_CTRL_REG (0x50000310).....          | 242 |
| Table 274: PULL_HW_BYPASS_REG (0x50000314).....       | 242 |
| Table 275: POWER_AON_CTRL_REG (0x50000320).....       | 242 |
| Table 276: GP_DATA_REG (0x50000324).....              | 243 |
| Table 277: Register map OTPC .....                    | 244 |
| Table 278: OTPC_MODE_REG (0x07F40000).....            | 244 |
| Table 279: OTPC_STAT_REG (0x07F40004) .....           | 245 |
| Table 280: OTPC_PADDR_REG (0x07F40008).....           | 246 |
| Table 281: OTPC_PWORD_REG (0x07F4000C).....           | 246 |
| Table 282: OTPC_TIM1_REG (0x07F40010) .....           | 246 |
| Table 283: OTPC_TIM2_REG (0x07F40014) .....           | 247 |
| Table 284: OTPC_AHBADR_REG (0x07F40018) .....         | 248 |
| Table 285: OTPC_CELADR_REG (0x07F4001C).....          | 248 |
| Table 286: OTPC_NWORDS_REG (0x07F40020).....          | 248 |
| Table 287: Register map QDEC .....                    | 250 |
| Table 288: QDEC_CTRL_REG (0x50000200).....            | 250 |
| Table 289: QDEC_XCNT_REG (0x50000202) .....           | 250 |
| Table 290: QDEC_YCNT_REG (0x50000204) .....           | 250 |
| Table 291: QDEC_CLOCKDIV_REG (0x50000206).....        | 250 |
| Table 292: QDEC_CTRL2_REG (0x50000208).....           | 251 |
| Table 293: QDEC_ZCNT_REG (0x5000020A).....            | 252 |
| Table 294: QDEC_EVENT_CNT_REG (0x5000020C).....       | 252 |
| Table 295: Register map RTC.....                      | 253 |
| Table 296: RTC_CONTROL_REG (0x50004100).....          | 253 |

|   |     |
|---|-----|
| Table 297: RTC_HOUR_MODE_REG (0x50004104)         | 253 |
| Table 298: RTC_TIME_REG (0x50004108)              | 253 |
| Table 299: RTC_CALENDAR_REG (0x5000410C)          | 254 |
| Table 300: RTC_TIME_ALARM_REG (0x50004110)        | 255 |
| Table 301: RTC_CALENDAR_ALARM_REG (0x50004114)    | 255 |
| Table 302: RTC_ALARM_ENABLE_REG (0x50004118)      | 256 |
| Table 303: RTC_EVENT_FLAGS_REG (0x5000411C)       | 256 |
| Table 304: RTC_INTERRUPT_ENABLE_REG (0x50004120)  | 257 |
| Table 305: RTC_INTERRUPT_DISABLE_REG (0x50004124) | 257 |
| Table 306: RTC_INTERRUPT_MASK_REG (0x50004128)    | 258 |
| Table 307: RTC_STATUS_REG (0x5000412C)            | 258 |
| Table 308: RTC_KEEP_RTC_REG (0x50004130)          | 259 |
| Table 309: Register map CRG_TIM                   | 259 |
| Table 310: CLK_RTCDIV_REG (0x5000424C)            | 259 |
| Table 311: Register map SPI                       | 260 |
| Table 312: SPI_CTRL_REG (0x50001200)              | 260 |
| Table 313: SPI_CONFIG_REG (0x50001204)            | 261 |
| Table 314: SPI_CLOCK_REG (0x50001208)             | 261 |
| Table 315: SPI_FIFO_CONFIG_REG (0x5000120C)       | 261 |
| Table 316: SPI_IRQ_MASK_REG (0x50001210)          | 262 |
| Table 317: SPI_STATUS_REG (0x50001214)            | 262 |
| Table 318: SPI_FIFO_STATUS_REG (0x50001218)       | 262 |
| Table 319: SPI_FIFO_READ_REG (0x5000121C)         | 263 |
| Table 320: SPI_FIFO_WRITE_REG (0x50001220)        | 263 |
| Table 321: SPI_CS_CONFIG_REG (0x50001224)         | 263 |
| Table 322: SPI_FIFO_HIGH_REG (0x50001228)         | 263 |
| Table 323: SPI_TXBUFFER_FORCE_L_REG (0x5000122C)  | 263 |
| Table 324: SPI_TXBUFFER_FORCE_H_REG (0x50001230)  | 263 |
| Table 325: SPI_PAUSE_CTRL_REG (0x50001234)        | 263 |
| Table 326: Register map Timer+3PWM                | 265 |
| Table 327: TIMER0_CTRL_REG (0x50003400)           | 265 |
| Table 328: TIMER0_ON_REG (0x50003402)             | 266 |
| Table 329: TIMER0_RELOAD_M_REG (0x50003404)       | 266 |
| Table 330: TIMER0_RELOAD_N_REG (0x50003406)       | 266 |
| Table 331: TRIPLE_PWM_FREQUENCY (0x50003408)      | 266 |
| Table 332: PWM2_START_CYCLE (0x5000340A)          | 266 |
| Table 333: PWM3_START_CYCLE (0x5000340C)          | 266 |
| Table 334: PWM4_START_CYCLE (0x5000340E)          | 266 |
| Table 335: PWM5_START_CYCLE (0x50003410)          | 267 |
| Table 336: PWM6_START_CYCLE (0x50003412)          | 267 |
| Table 337: PWM7_START_CYCLE (0x50003414)          | 267 |
| Table 338: PWM2_END_CYCLE (0x50003416)            | 267 |
| Table 339: PWM3_END_CYCLE (0x50003418)            | 267 |
| Table 340: PWM4_END_CYCLE (0x5000341A)            | 267 |
| Table 341: PWM5_END_CYCLE (0x5000341C)            | 267 |
| Table 342: PWM6_END_CYCLE (0x5000341E)            | 268 |
| Table 343: PWM7_END_CYCLE (0x50003420)            | 268 |
| Table 344: TRIPLE_PWM_CTRL_REG (0x50003422)       | 268 |

|   |     |
|---|-----|
| Table 345: Register map Timer1 .....                  | 269 |
| Table 346: TIMER1_CTRL_REG (0x50004000).....          | 269 |
| Table 347: TIMER1_CAPTURE_REG (0x50004004).....       | 269 |
| Table 348: TIMER1_STATUS_REG (0x50004008).....        | 270 |
| Table 349: TIMER1_CAPCNT1_VALUE_REG (0x5000400C)..... | 271 |
| Table 350: TIMER1_CAPCNT2_VALUE_REG (0x50004010)..... | 271 |
| Table 351: TIMER1_CLR_EVENT_REG (0x50004014).....     | 271 |
| Table 352: Register map UART.....                     | 273 |
| Table 353: UART_RBR_THR_DLL_REG (0x50001000).....     | 275 |
| Table 354: UART_IER_DLH_REG (0x50001004).....         | 276 |
| Table 355: UART_IIR_FCR_REG (0x50001008).....         | 277 |
| Table 356: UART_LCR_REG (0x5000100C).....             | 279 |
| Table 357: UART_MCR_REG (0x50001010).....             | 280 |
| Table 358: UART_LSR_REG (0x50001014).....             | 281 |
| Table 359: UART_MSR_REG (0x50001018).....             | 283 |
| Table 360: UART_SCR_REG (0x5000101C).....             | 283 |
| Table 361: UART_SRBR_STHR0_REG (0x50001030).....      | 283 |
| Table 362: UART_SRBR_STHR1_REG (0x50001034).....      | 284 |
| Table 363: UART_SRBR_STHR2_REG (0x50001038).....      | 284 |
| Table 364: UART_SRBR_STHR3_REG (0x5000103C).....      | 285 |
| Table 365: UART_SRBR_STHR4_REG (0x50001040).....      | 286 |
| Table 366: UART_SRBR_STHR5_REG (0x50001044).....      | 286 |
| Table 367: UART_SRBR_STHR6_REG (0x50001048).....      | 287 |
| Table 368: UART_SRBR_STHR7_REG (0x5000104C).....      | 287 |
| Table 369: UART_SRBR_STHR8_REG (0x50001050).....      | 288 |
| Table 370: UART_SRBR_STHR9_REG (0x50001054).....      | 288 |
| Table 371: UART_SRBR_STHR10_REG (0x50001058).....     | 289 |
| Table 372: UART_SRBR_STHR11_REG (0x5000105C).....     | 289 |
| Table 373: UART_SRBR_STHR12_REG (0x50001060).....     | 290 |
| Table 374: UART_SRBR_STHR13_REG (0x50001064).....     | 290 |
| Table 375: UART_SRBR_STHR14_REG (0x50001068).....     | 291 |
| Table 376: UART_SRBR_STHR15_REG (0x5000106C).....     | 292 |
| Table 377: UART_FAR_REG (0x50001070).....             | 292 |
| Table 378: UART_USR_REG (0x5000107C).....             | 292 |
| Table 379: UART_TFL_REG (0x50001080).....             | 293 |
| Table 380: UART_RFL_REG (0x50001084).....             | 293 |
| Table 381: UART_SRR_REG (0x50001088).....             | 294 |
| Table 382: UART_SRTS_REG (0x5000108C).....            | 294 |
| Table 383: UART_SBCR_REG (0x50001090).....            | 294 |
| Table 384: UART_SDMAM_REG (0x50001094).....           | 295 |
| Table 385: UART_SFE_REG (0x50001098).....             | 295 |
| Table 386: UART_SRT_REG (0x5000109C).....             | 295 |
| Table 387: UART_STET_REG (0x500010A0).....            | 296 |
| Table 388: UART_HTX_REG (0x500010A4).....             | 296 |
| Table 389: UART_DMASA_REG (0x500010A8).....           | 296 |
| Table 390: UART_DLF_REG (0x500010C0).....             | 297 |
| Table 391: UART_UCV_REG (0x500010F8).....             | 297 |
| Table 392: UART_UCV_HIGH_REG (0x500010FA).....        | 297 |

|  |     |
|--|-----|
| Table 393: UART_CTR_REG (0x500010FC).....          | 297 |
| Table 394: UART_CTR_HIGH_REG (0x500010FE).....     | 297 |
| Table 395: UART2_RBR_THR_DLL_REG (0x50001100)..... | 297 |
| Table 396: UART2_IER_DLH_REG (0x50001104).....     | 298 |
| Table 397: UART2_IIR_FCR_REG (0x50001108).....     | 299 |
| Table 398: UART2_LCR_REG (0x5000110C).....         | 301 |
| Table 399: UART2_MCR_REG (0x50001110).....         | 302 |
| Table 400: UART2_LSR_REG (0x50001114).....         | 302 |
| Table 401: UART2_SCR_REG (0x5000111C).....         | 304 |
| Table 402: UART2_SRBR_STHR0_REG (0x50001130).....  | 304 |
| Table 403: UART2_SRBR_STHR1_REG (0x50001134).....  | 305 |
| Table 404: UART2_SRBR_STHR2_REG (0x50001138).....  | 305 |
| Table 405: UART2_SRBR_STHR3_REG (0x5000113C).....  | 306 |
| Table 406: UART2_SRBR_STHR4_REG (0x50001140).....  | 307 |
| Table 407: UART2_SRBR_STHR5_REG (0x50001144).....  | 307 |
| Table 408: UART2_SRBR_STHR6_REG (0x50001148).....  | 308 |
| Table 409: UART2_SRBR_STHR7_REG (0x5000114C).....  | 308 |
| Table 410: UART2_SRBR_STHR8_REG (0x50001150).....  | 309 |
| Table 411: UART2_SRBR_STHR9_REG (0x50001154).....  | 309 |
| Table 412: UART2_SRBR_STHR10_REG (0x50001158)..... | 310 |
| Table 413: UART2_SRBR_STHR11_REG (0x5000115C)..... | 310 |
| Table 414: UART2_SRBR_STHR12_REG (0x50001160)..... | 311 |
| Table 415: UART2_SRBR_STHR13_REG (0x50001164)..... | 311 |
| Table 416: UART2_SRBR_STHR14_REG (0x50001168)..... | 312 |
| Table 417: UART2_SRBR_STHR15_REG (0x5000116C)..... | 313 |
| Table 418: UART2_FAR_REG (0x50001170).....         | 313 |
| Table 419: UART2_USR_REG (0x5000117C).....         | 313 |
| Table 420: UART2_TFL_REG (0x50001180).....         | 314 |
| Table 421: UART2_RFL_REG (0x50001184).....         | 314 |
| Table 422: UART2_SRR_REG (0x50001188).....         | 314 |
| Table 423: UART2_SBCR_REG (0x50001190).....        | 315 |
| Table 424: UART2_SDMAM_REG (0x50001194).....       | 315 |
| Table 425: UART2_SFE_REG (0x50001198).....         | 316 |
| Table 426: UART2_SRT_REG (0x5000119C).....         | 316 |
| Table 427: UART2_STET_REG (0x500011A0).....        | 316 |
| Table 428: UART2_HTX_REG (0x500011A4).....         | 317 |
| Table 429: UART2_DMASA_REG (0x500011A8).....       | 317 |
| Table 430: UART2_DLF_REG (0x500011C0).....         | 317 |
| Table 431: UART2_UCV_REG (0x500011F8).....         | 317 |
| Table 432: UART2_UCV_HIGH_REG (0x500011FA).....    | 317 |
| Table 433: UART2_CTR_REG (0x500011FC).....         | 317 |
| Table 434: UART2_CTR_HIGH_REG (0x500011FE).....    | 318 |
| Table 435: Register map logo.....                  | 319 |
| Table 436: CHIP_ID1_REG (0x50003200).....          | 319 |
| Table 437: CHIP_ID2_REG (0x50003204).....          | 319 |
| Table 438: CHIP_ID3_REG (0x50003208).....          | 319 |
| Table 439: CHIP_ID4_REG (0x5000320C).....          | 319 |
| Table 440: Register map WKUP.....                  | 320 |

|  |     |
|--|-----|
| Table 441: WKUP_CTRL_REG (0x50000100) .....        | 320 |
| Table 442: WKUP_COMPARE_REG (0x50000102).....      | 320 |
| Table 443: WKUP_IRQ_STATUS_REG (0x50000104).....   | 321 |
| Table 444: WKUP_COUNTER_REG (0x50000106).....      | 321 |
| Table 445: WKUP_SELECT_GPIO_REG (0x50000108).....  | 321 |
| Table 446: WKUP2_SELECT_GPIO_REG (0x5000010A)..... | 321 |
| Table 447: WKUP_POL_GPIO_REG (0x5000010C).....     | 321 |
| Table 448: WKUP2_POL_GPIO_REG (0x5000010E).....    | 321 |
| Table 449: Register map WDOG.....                  | 323 |
| Table 450: WATCHDOG_REG (0x50003100).....          | 323 |
| Table 451: WATCHDOG_CTRL_REG (0x50003102).....     | 323 |
| Table 452: Ordering information (samples).....     | 324 |
| Table 453: Ordering information (production).....  | 324 |
| Table 454: MSL Classification .....                | 325 |

# 1. Block Diagram




Figure 1. DA14533 block diagram

## 2. Package and Pinout

The DA14533 comes in one package:

- A Wettable Flanks Quad Flat No Leads Package (WFFCQFN) with 22 pins
- The actual pin/ball assignment is depicted in the following section.

### 2.1 WFFCQFN22




Figure 2. WFFCQFN22 pin assignment (top view)

Table 1: DA14533 WFFCQFN22 pin description

| Pin no.   | Pin name | Type         | Reset state | Description  |
|---|----------|--------------|-------------|--|
| General Purpose I/Os ( <a href="#">Note 3</a> ) |          |              |             |  |
| 11  | P0_0     | DIO (Type B) | I-PD        | INPUT/OUTPUT with selectable pull-up/down resistors. Pull-down enabled during and after reset. General purpose I/O port bit or alternate function nodes. Contains state retention mechanism during power down. |
|   | RST      | DIO (Type B) |             | RST active high hardware reset (default).  |

| Pin no.                | Pin name | Type         | Reset state | Description   |
|------------------------|----------|--------------|-------------|---|
| 12                     | P0_1     | DIO (Type B) | I-PD        | INPUT/OUTPUT with selectable pull-up/down resistors. Pull-down enabled during and after reset. General purpose I/O port bit or alternate function nodes. Contains state retention mechanism during power down.  |
|                        | ADC0     | AI           |             | INPUT. Analog to Digital Converter input 0.   |
| 14                     | P0_2     | DIO (Type B) | I-PD        | INPUT/OUTPUT with selectable pull-up/down resistors. Pull-down enabled during and after reset. General purpose I/O port bit or alternate function nodes. Contains state retention mechanism during power down.  |
|                        | ADC1     | AI           |             | INPUT. Analog to Digital Converter input 1.   |
|                        | SWCLK    | DIO          |             | INPUT JTAG clock signal (by default).   |
| 15                     | P0_3     | DIO (Type B) | I-PD        | INPUT/OUTPUT with selectable pull-up/down resistors. Pull-down enabled during and after reset. General purpose I/O port bit or alternate function nodes. Contains state retention mechanism during power down. Check GP_DATA_REG[P03_P04_FILT_DIS] for correct pad filter settings. |
|                        | XTAL32kp | AI           |             | INPUT. Analog input of the XTAL32K crystal oscillator.  |
|                        |          | DI           |             | INPUT. Digital input for an external clock (square wave).   |
| 17                     | P0_4     | DIO (Type B) | I-PD        | INPUT/OUTPUT with selectable pull-up/down resistors. Pull-down enabled during and after reset. General purpose I/O port bit or alternate function nodes. Contains state retention mechanism during power down. Check GP_DATA_REG[P03_P04_FILT_DIS] for correct pad filter settings. |
|                        | XTAL32km | AO           |             | OUTPUT. Analog output of the XTAL32K crystal oscillator.  |
| 19                     | P0_5     | DIO (Type B) | I-PD        | INPUT/OUTPUT with selectable pull-up/down resistors. Pull-down enabled during and after reset. General purpose I/O port bit or alternate function nodes. Contains state retention mechanism during power down.  |
| 18                     | P0_7     | DIO (Type A) | I-PD        | INPUT/OUTPUT with selectable pull-up/down resistors. Pull-down enabled during and after reset. General purpose I/O port bit or alternate function nodes. Contains state retention mechanism during power down.  |
|                        | ADC3     | AI           |             | INPUT. Analog to Digital Converter input 3.   |
| 20                     | P0_8     | DIO (Type A) | I-PD        | INPUT/OUTPUT with selectable pull-up/down resistors. Pull-down enabled during and after reset. General purpose I/O port bit or alternate function nodes. Contains state retention mechanism during power down.  |
| 10                     | P0_10    | DIO (Type A) | I-PD        | INPUT/OUTPUT with selectable pull-up/down resistors. Pull-down enabled during and after reset. General purpose I/O port bit or alternate function nodes. Contains state retention mechanism during power down.  |
|                        | SWDIO    | DIO          |             | INPUT/OUTPUT. JTAG Data input/output. Bidirectional data and control communication (by default).  |
| <b>Debug Interface</b> |          |              |             |   |
| 10                     | SWDIO    | DIO          | I-PD        | INPUT/OUTPUT. JTAG Data input/output. Bidirectional data and control communication. Mapped on P0_10 (by default).   |

| Pin no.                   | Pin name | Type     | Reset state | Description  |
|---------------------------|----------|----------|-------------|--|
| 14                        | SWCLK    | DIO      | I-PD        | INPUT JTAG clock signal. Mapped on P0_2 (by default).  |
| <b>Clocks</b>             |          |          |             |  |
| 3                         | XTAL32Mp | AI       |             | INPUT. Crystal input for the 32 MHz XTAL.  |
| 4                         | XTAL32Mm | AO       |             | OUTPUT. Crystal output for the 32 MHz XTAL.  |
| 15                        | XTAL32kp | AI       |             | INPUT. Crystal input for the 32.768 kHz XTAL. Mapped on P0_3.  |
| 17                        | XTAL32km | AO       |             | OUTPUT. Crystal output for the 32.768 kHz XTAL. Mapped on P0_4.  |
| <b>Quadrature Decoder</b> |          |          |             |  |
|                           | QD_CHA_X | DI       |             | INPUT. Channel A for the X axis. Mapped on Px ports.   |
|                           | QD_CHB_X | DI       |             | INPUT. Channel B for the X axis. Mapped on Px ports.   |
|                           | QD_CHA_Y | DI       |             | INPUT. Channel A for the Y axis. Mapped on Px ports.   |
|                           | QD_CHB_Y | DI       |             | INPUT. Channel B for the Y axis. Mapped on Px ports.   |
|                           | QD_CHA_Z | DI       |             | INPUT. Channel A for the Z axis. Mapped on Px ports.   |
|                           | QD_CHB_Z | DI       |             | INPUT. Channel B for the Z axis. Mapped on Px ports.   |
| <b>SPI Bus Interface</b>  |          |          |             |  |
|                           | SPI_CLK  | DO       |             | INPUT/OUTPUT. SPI Clock. Mapped on Px ports.   |
|                           | SPI_DI   | DI       |             | INPUT. SPI Data input. Mapped on Px ports ( <a href="#">Note 1</a> ).  |
|                           | SPI_DO   | DO       |             | OUTPUT. SPI Data output. Mapped on Px ports ( <a href="#">Note 2</a> ).  |
|                           | SPI_EN   | DI/DO    |             | INPUT/OUTPUT. SPI Clock enable. Mapped on Px ports.  |
| <b>I2C Bus Interface</b>  |          |          |             |  |
|                           | SDA      | DIO/DIOD |             | INPUT/OUTPUT. I2C bus Data with open drain port. Mapped on Px ports. The mapped Px pin is automatically configured with a pull-up resistor (25 kΩ) when pin x is mapped to the I2C_SDA PID function.   |
|                           | SCL      | DIO/DIOD |             | INPUT/OUTPUT. I2C bus Clock with open drain port. In open drain mode, SCL is monitored to support bit stretching by a slave. Mapped on Px ports. The mapped Px pin is automatically configured with a pull-up resistor (25 kΩ) when pin x is mapped to the I2C_SCL PID function. |
| <b>UART Interface</b>     |          |          |             |  |
|                           | UTX      | DO       |             | OUTPUT. UART transmit data. Mapped on Px ports.  |
|                           | URX      | DI       |             | INPUT. UART receive data. Mapped on Px ports.  |
|                           | URTS     | DO       |             | OUTPUT. UART Request to Send. Mapped on Px ports.  |
|                           | UCTS     | DI       |             | INPUT. UART Clear to Send. Mapped on Px ports.   |
|                           | UTX2     | DO       |             | OUTPUT. UART2 transmit data. Mapped on Px ports.   |
|                           | URX2     | DI       |             | INPUT. UART2 receive data. Mapped on Px ports.   |
| <b>ADC IO Channels</b>    |          |          |             |  |
| 12                        | ADC0     | AI       |             | INPUT. Analog to Digital Converter input 0. Mapped on P0_1.  |

| Pin no.                  | Pin name              | Type | Reset state | Description  |
|--------------------------|-----------------------|------|-------------|--|
| 14                       | ADC1                  | AI   |             | INPUT. Analog to Digital Converter input 2. Mapped on P0_2.        |
| 18                       | ADC3                  | AI   |             | INPUT. Analog to Digital Converter input 3. Mapped on P0_7.        |
| <b>Radio Transceiver</b> |                       |      |             |  |
| 22                       | RFIOp                 | AIO  |             | RF input/output. Impedance 50 Ω.                                   |
| 21                       | RFIOm                 | AIO  |             | RF ground.   |
| 2                        | GND_RF1               | AIO  |             | RF ground.   |
| 1                        | GND_RF2               | AIO  |             | RF ground.   |
| <b>Miscellaneous</b>     |                       |      |             |  |
| 11                       | RST                   | DIO  |             | INPUT. Reset signal (active high). Mapped on P0_0 (by default).    |
| 7                        | LX                    | AIO  |             | INPUT/OUTPUT. Connection for the external DCDC converter inductor. |
| <b>Power and Ground</b>  |                       |      |             |  |
| 5<br>13<br>16            | GND                   | AIO  |             | Ground.  |
| 8                        | V <sub>BAT_HIGH</sub> | AIO  |             | INPUT/OUTPUT. Battery connection. IO supply.                       |
| 6                        | V <sub>BAT_LOW</sub>  | AIO  |             | INPUT/OUTPUT. DCDC output. System supply.                          |
| 9                        | GND_DCDC              | AIO  |             | DCDC ground.   |

**Note 1** Data input only. MOSI in SPI slave mode and MISO in SPI master mode.

**Note 2** Data output only. MISO in SPI slave mode and MOSI in SPI master mode.

**Note 3** The differences between Type A and Type B GPIO pads are presented in [Types of GPIO Pads](#).

### 3. Specifications

All MIN/MAX specification limits are guaranteed by design, production testing and/or statistical characterization. Typical values are based on characterization results at default measurement conditions and are informative only.

Default measurement conditions (unless otherwise specified):  $V_{BAT\_HIGH} = 3.0\text{ V}$  (Buck mode),  $T_A = 25\text{ °C}$ . MIN and MAX values are based on characterization results over the temperature range, unless otherwise specified. All radio measurements are performed with standard RF measurement equipment providing a source/load impedance of  $50\ \Omega$ . All listed currents involving any radio operation have been conducted without the external CLC filter.

Due to the voltage dependent capacitance of MLCC capacitors the specified capacitor values at  $V_{BAT\_HIGH}$  and  $V_{BAT\_LOW}$  are effective capacitances.

#### 3.1 Absolute Maximum Ratings

Table 2: Absolute maximum ratings

| Parameter               | Description  | Conditions                            | Min  | Max | Unit |
|-------------------------|--|---------------------------------------|------|-----|------|
| $V_{BAT\_LIM\_LOW}$     | Limiting supply voltage                                | Supply voltage in buck configuration  | -0.2 | 3.6 | V    |
| $V_{BAT\_LIM\_HIGH}$    | Limiting supply voltage                                | Battery voltage in buck configuration | -0.2 | 3.6 | V    |
| $V_{PIN\_LIM\_default}$ | Limiting voltage on a pin                              |                                       | -0.2 | 3.6 | V    |
| $V_{ESD\_HBM}$          | Electrostatic discharge voltage (Human Body Model)     |                                       |      | 2.5 | kV   |
| $V_{ESD\_CDM}$          | Electrostatic discharge voltage (Charged Device Model) | RFIOp pin only up to 200 V            |      | 500 | V    |
| $T_{STG}$               | Storage temperature                                    |                                       | -50  | 150 | °C   |

#### 3.2 Recommended Operating Conditions

Table 3: Recommended operating conditions

| Parameter                        | Description  | Conditions  | Min  | Typ | Max                   | Unit |
|----------------------------------|--|---|------|-----|-----------------------|------|
| $V_{BAT\_HIGH}$                  | Supply voltage.<br>Buck/Bypass: battery voltage                            |   | 1.8  | 3   | 3.6                   | V    |
| $V_{BAT\_LOW}$                   | Supply voltage.<br>Bypass: battery voltage<br>Buck: DCDC or LDO_LOW output | Note: this is full range specification, min value is critical when externally applied (to avoid a POR at wake-up) | 1.25 | 1.5 | 3.3                   | V    |
| $V_{BAT\_HIGH\_OTP\_P\_Program}$ | Voltage range for OTP programming  | Required temperature for programming is between -20 °C and 85 °C  | 2.25 | 2.5 | 3.6                   | V    |
| $V_{BAT\_HIGH\_OTP\_P\_Read}$    | Voltage range for OTP reading  |   | 1.66 | 1.8 | 3.6                   | V    |
| $V_{PIN\_default}$               | Voltage on a pin   |   | -0.2 |     | $V_{BAT\_HIGH} + 0.2$ | V    |
| $T_A$                            | Ambient temperature  |   | -40  | 25  | 105                   | °C   |

### 3.3 DC Characteristics

Table 4: DC characteristics

| Parameter                        | Description            | Conditions   | Min | Typ | Max | Unit |
|----------------------------------|------------------------|--|-----|-----|-----|------|
| I <sub>BAT_HIBERN_0k</sub><br>B  | Battery supply current | Hibernation mode, no RAM retained, no oscillator running; LDO_RET_TRIM = 0xE                             |     | 0.5 |     | μA   |
| I <sub>BAT_HIBERN_3</sub><br>2kB | Battery supply current | Hibernation mode, 32 kB RAM retained, no oscillator running; LDO_RET_TRIM = 0xC                          |     | 1   |     | μA   |
| I <sub>BAT_HIBERN_6</sub><br>4kB | Battery supply current | Hibernation mode, 64 kB RAM retained, no oscillator running; LDO_RET_TRIM = 0xC                          |     | 1.5 |     | μA   |
| I <sub>BAT_DP_SLP_0</sub><br>kB  | Battery supply current | Deep-sleep with no RAM retained, running on RCX, DCDC On; LDO_RET_TRIM = 0xF                             |     | 1   |     | μA   |
| I <sub>BAT_EX_SLP_3</sub><br>2kB | Battery supply current | Extended-sleep mode with 32 kB RAM retained, running on RCX, DCDC On; LDO_RET_TRIM = 0xF                 |     | 1.4 |     | μA   |
| I <sub>BAT_EX_SLP_6</sub><br>4kB | Battery supply current | Extended-sleep mode with 64 kB RAM retained, running on RCX, DCDC On; LDO_RET_TRIM = 0xF                 |     | 1.7 |     | μA   |
| I <sub>BAT_ACT_RX</sub>          | Battery supply current | Application with Receiver Active, CPU idle at 16 MHz, DCDC on  |     | 2.5 |     | mA   |
| I <sub>BAT_ACT_TX</sub>          | Battery supply current | Application with Pout = 0 dBm, Transmit continuous unmodulated output power, CPU idle at 16 MHz, DCDC on |     | 3.9 |     | mA   |
| I <sub>BAT_RUN_16MH</sub><br>z   | Battery supply current | CPU executing code from RAM running on XTAL32MHz oscillator at 16 MHz                                    |     | 470 |     | μA   |
| I <sub>BAT_IDLE</sub>            | Battery supply current | CPU in Wait-for-Interrupt (WFI) state running on XTAL32MHz oscillator at 16 MHz                          |     | 220 |     | μA   |

### 3.4 Timing Characteristics

Table 5: Timing characteristics

| Parameter        | Description   | Conditions  | Min | Typ | Max | Unit |
|------------------|---------------|---|-----|-----|-----|------|
| $t_{STA\_HIBER}$ | Start-up time | Time from hibernation to the first executed code instruction. Excludes capacitors charging time. Assumes $V_{BAT\_LOW}=V_{BAT\_HIGH}$ with use of the resistive switch so no charging of the respective rail is needed. |     | 0.2 | 0.4 | ms   |
| $t_{STA\_SLP}$   | Start-up time | Time from GPIO toggle to the first executed code instruction. Sleep clock is RCX. Applicable for both Deep and Extended Sleep mode. Application 3 V battery voltage, excluding capacitor charging.                      |     |     | 1.2 | ms   |

### 3.5 Thermal Characteristics

Table 6: Thermal characteristics

| Parameter       | Description   | Conditions  | Min | Typ  | Max | Unit          |
|-----------------|---|---|-----|------|-----|---------------|
| $R_{\theta JA}$ | Thermal resistance (junction to ambient $\theta_{JA}$ ) | WFFCQFN22 package, 4L JEDEC PCB, 0.1 W Power map, Still air |     | 68.4 |     | $^{\circ}C/W$ |

### 3.6 DCDC Converter Characteristics

Table 7: DCDC Converter - Recommended operating conditions

| Parameter       | Description  | Conditions                             | Min | Typ | Max  | Unit    |
|-----------------|--|--|-----|-----|------|---------|
| $C_{OUT}$       | External capacitor                                     | Effective value at DC output voltage   | 1   |     |      | $\mu F$ |
| $L_{EXT}$       | External inductor                                      |  | 2   | 2.2 | 2.4  | $\mu H$ |
| $V_{BAT\_HIGH}$ | Operational supply voltage, applied to $V_{BAT\_HIGH}$ | $POWER\_LEVEL\_REG[DCDC\_LEVEL] = 0x0$ | 1.8 |     | 3.6  | V       |
| $V_{BAT\_LOW}$  | Operational supply voltage, applied to $V_{BAT\_LOW}$  | $POWER\_LEVEL\_REG[DCDC\_LEVEL] = 0x1$ | 1.2 |     | 1.65 | V       |

Table 8: DCDC Converter - DC characteristics

| Parameter          | Description       | Conditions  | Min   | Typ | Max   | Unit |
|--------------------|-------------------|---|-------|-----|-------|------|
| $V_{O\_BUCK\_1V2}$ | DC output voltage | $DCDC\_LEVEL = 0x0$<br>$DCDC\_TRIM = 0x3$<br>$LEVEL1V1\_BUMP = 0x1$ | 1.175 | 1.2 | 1.225 | V    |

| Parameter                | Description                 | Conditions  | Min   | Typ | Max   | Unit    |
|--------------------------|-----------------------------|---|-------|-----|-------|---------|
| V <sub>O_BOOST_1V8</sub> | DC output voltage           | DCDC_LEVEL = 0x1<br>DCDC_TRIM = 0x3   | 1.75  | 1.8 | 1.85  | V       |
| V <sub>O_BOOST_2V5</sub> | DC output voltage           | DCDC_LEVEL = 0x2<br>DCDC_TRIM = 0x3   | 2.425 | 2.5 | 2.575 | V       |
| V <sub>O_BOOST_3V0</sub> | DC output voltage           | DCDC_LEVEL = 0x3<br>DCDC_TRIM = 0x3   | 2.9   | 3   | 3.1   | V       |
| $\eta_{CONV\_BUCK}$      | Conversion efficiency       | V <sub>BAT</sub> = 3.0 V<br>V <sub>OUT</sub> = 1.2 V<br>I <sub>LOAD</sub> = 10 mA                                     | 80    | 85  | 90    | %       |
| $\eta_{CONV\_BOOST}$     | Conversion efficiency       | V <sub>BAT</sub> = 1.5 V<br>V <sub>OUT</sub> = 1.8 V<br>I <sub>LOAD</sub> = 10 mA                                     | 85    | 90  | 95    | %       |
| V <sub>RPL\_BUCK</sub>   | Ripple voltage              | V <sub>BAT</sub> = 3.0 V<br>V <sub>OUT</sub> = 1.2 V<br>I <sub>LOAD</sub> = 1 - 20 mA<br>C <sub>EXT</sub> = 1 $\mu$ F | 5     | 15  | 25    | mV      |
| V <sub>RPL\_BOOST</sub>  | Ripple voltage              | V <sub>BAT</sub> = 1.5 V<br>V <sub>OUT</sub> = 1.8 V<br>I <sub>LOAD</sub> = 1 - 20 mA<br>C <sub>EXT</sub> = 1 $\mu$ F | 5     | 20  | 37    | mV      |
| I <sub>Q_VBAT_HIGH</sub> | Quiescent current Buck mode | V <sub>BAT_HIGH</sub> = 3.0 V<br>No load on V <sub>BAT_LOW</sub>  |       |     | 40    | $\mu$ A |

### 3.7 Digital I/O Characteristics

Table 9: Digital Pad - Recommended operating conditions

| Parameter            | Description                 | Conditions              | Min                 | Typ  | Max                 | Unit |
|----------------------|-----------------------------|-------------------------|---------------------|------|---------------------|------|
| I <sub>L_HIDRV</sub> | Driving current - high mode |                         |                     | 3.5  |                     | mA   |
| I <sub>L_LODRV</sub> | Driving current - low mode  |                         |                     | 0.35 |                     | mA   |
| V <sub>IH</sub>      | HIGH level input voltage    | V <sub>DD</sub> = 0.9 V | 0.7*V <sub>DD</sub> |      |                     | V    |
| V <sub>IL</sub>      | LOW level input voltage     | V <sub>DD</sub> = 0.9 V |                     |      | 0.3*V <sub>DD</sub> | V    |

Table 10: Digital Pad - DC characteristics

| Parameter       | Description              | Conditions                                     | Min | Typ | Max | Unit    |
|-----------------|--------------------------|--|-----|-----|-----|---------|
| I <sub>IH</sub> | HIGH level input current | V <sub>I</sub> = V <sub>BAT_HIGH</sub> = 3.0 V | -10 |     | 10  | $\mu$ A |
| I <sub>IL</sub> | LOW level input current  | V <sub>I</sub> = V <sub>SS</sub> = 0 V         | -10 |     | 10  | $\mu$ A |

| Parameter              | Description               | Conditions  | Min                       | Typ  | Max                       | Unit |
|------------------------|---------------------------|---|---------------------------|------|---------------------------|------|
| I <sub>IH_PD</sub>     | HIGH level input current  | V <sub>I</sub> = V <sub>BAT_HIGH</sub> = 3.0 V                        | 60                        |      | 180                       | μA   |
| I <sub>IL_PU</sub>     | LOW level input current   | V <sub>I</sub> = V <sub>SS</sub> = 0 V, V <sub>BAT_HIGH</sub> = 3.0 V | -180                      |      | -60                       | μA   |
| V <sub>OH</sub>        | HIGH level output voltage | I <sub>O</sub> = 3.5 mA, V <sub>BAT_HIGH</sub> = 1.7 V                | 0.8*V <sub>BAT_HIGH</sub> |      |                           | V    |
| V <sub>OL</sub>        | LOW level output voltage  | I <sub>O</sub> = 3.5 mA, V <sub>BAT_HIGH</sub> = 1.7 V                |                           |      | 0.2*V <sub>BAT_HIGH</sub> | V    |
| V <sub>OH_LOWDRV</sub> | HIGH level output voltage | I <sub>O</sub> = 0.3 mA, V <sub>BAT_HIGH</sub> = 1.7 V                | 0.8*V <sub>BAT_HIGH</sub> |      |                           | V    |
| V <sub>OL_LOWDRV</sub> | LOW level output voltage  | I <sub>O</sub> = 0.3 mA, V <sub>BAT_HIGH</sub> = 1.7 V                |                           |      | 0.2*V <sub>BAT_HIGH</sub> | V    |
| C <sub>IN</sub>        | Input capacitance         |   |                           | 0.75 |                           | pF   |

Table 11: Digital Pad with LPF - Recommended operating conditions

| Parameter            | Description                 | Conditions | Min | Typ  | Max | Unit |
|----------------------|-----------------------------|------------|-----|------|-----|------|
| I <sub>L_HIDRV</sub> | Driving current - high mode |            |     | 3.5  |     | mA   |
| I <sub>L_LODRV</sub> | Driving current - low mode  |            |     | 0.35 |     | mA   |

Table 12: Digital Pad with LPF - DC characteristics

| Parameter       | Description       | Conditions       | Min | Typ  | Max | Unit |
|-----------------|-------------------|------------------|-----|------|-----|------|
| C <sub>IN</sub> | Input capacitance | Note 1<br>Note 2 |     | 3.85 |     | pF   |

**Note 1** Digital pad characteristics are equal to the standard GPIO pads unless overruled or added in this table.

**Note 2** P0\_3 and P0\_4 are type B pads with selectable filter via GP\_DATA\_REG[P03\_P04\_FILT\_DIS], C<sub>IN</sub> is equal to a Type A pad both with filter enabled or disabled.

### 3.8 GP ADC Characteristics

Table 13: GPADC - Recommended operating conditions

| Parameter            | Description                 | Conditions | Min | Typ | Max | Unit |
|----------------------|-----------------------------|------------|-----|-----|-----|------|
| N <sub>BIT_ADC</sub> | Number of bits (resolution) |            |     | 10  |     | bit  |

Table 14: GPADC - DC characteristics

| Parameter                | Description   | Conditions   | Min | Typ  | Max | Unit |
|--------------------------|---|--|-----|------|-----|------|
| E <sub>G</sub>           | ADC gain error without software correction (single-ended)                         | Trimmed bandgap  | -3  |      | 5   | %    |
| E <sub>G_COR</sub>       | ADC gain error after software correction (single-ended)                           | Trimmed bandgap and Gain Error + Offset correction applied                         | -1  |      | 1.7 | %    |
| E <sub>OFS</sub>         | ADC offset error without software correction (single-ended)                       | Trimmed bandgap, no chopping   | -40 |      | 40  | LSB  |
| E <sub>OFS_COR</sub>     | ADC offset error after software correction (single-ended)                         | Trimmed bandgap, chopping enabled and Gain Error + Offset correction applied       | -4  |      | 7   | LSB  |
| E <sub>G_DIF</sub>       | ADC gain error without software correction (differential)                         | Trimmed bandgap  | -3  |      | 6.5 | %    |
| E <sub>G_DIF_COR</sub>   | ADC gain error after software correction (differential)                           | Trimmed bandgap and Gain Error + Offset correction applied                         | -1  |      | 1.7 | %    |
| E <sub>OFS_DIF</sub>     | ADC offset error without software correction (differential)                       | Trimmed bandgap, no chopping   | -25 |      | 20  | LSB  |
| E <sub>OFS_DIF_COR</sub> | ADC offset error after software correction (differential)                         | Trimmed bandgap, chopping enabled and Gain Error + Offset correction applied       | -4  |      | 4   | LSB  |
| E <sub>G_ATTnX</sub>     | ADC gain error after software correction (including attenuator), excl ATTN2X SE   | Trimmed bandgap and GPADC Gain Error + Offset correction applied                   | -4  |      | 4   | %    |
| E <sub>OFS_ATTnX</sub>   | ADC offset error after software correction (including attenuator), excl ATTN2X SE | Trimmed bandgap, chopping enabled and GPADC Gain Error + Offset correction applied | -16 |      | 16  | LSB  |
| E <sub>G_ATTn2x</sub>    | SE only, ADC gain error after software correction (including attenuator)          | Trimmed bandgap and ATTN2X Gain Error + Offset correction applied                  | -1  |      | 1.8 | %    |
| E <sub>OFS_ATTn2x</sub>  | SE only, ADC offset error after software correction (including attenuator)        | Trimmed bandgap and ATTN2X Gain Error + Offset correction applied                  | -4  |      | 4   | LSB  |
| INL                      | Integral non-linearity  | Note 1   | -2  |      | 2   | LSB  |
| DNL                      | Differential non-linearity  |  | -2  |      | 2   | LSB  |
| ENOB                     | Effective number of bits  | No averaging, no chopping, single-ended: V <sub>IN,PP</sub> = 800 mV               |     | 9    |     | bit  |
| ENOB <sub>AVG128</sub>   | Effective number of bits  | 128x averaging, single-ended: V <sub>IN,PP</sub> = 800 mV                          |     | 10.3 |     | bit  |

**Note 1** INL is the deviation of a code from a straight line passing through the actual endpoints of the transfer curve.

Table 15: GPADC - Electrical performance

| Parameter             | Description                | Conditions | Min | Typ | Max | Unit |
|-----------------------|----------------------------|------------|-----|-----|-----|------|
| t <sub>CONV_ADC</sub> | Conversion time of the ADC |            |     | 125 | 500 | ns   |

### 3.9 LDO\_LOW Characteristics

Table 16: LDO\_LOW - Recommended operating conditions

| Parameter        | Description        | Conditions | Min | Typ | Max | Unit |
|------------------|--------------------|------------|-----|-----|-----|------|
| C <sub>OUT</sub> | Output capacitance |            | 1   |     | 10  | μF   |

Table 17: LDO\_LOW - DC characteristics

| Parameter               | Description  | Conditions  | Min   | Typ | Max  | Unit |
|-------------------------|--|---|-------|-----|------|------|
| V <sub>O_ACTIVE</sub>   | Output voltage   | Active mode (high current)<br>POWER_LEVEL_REG[LDO_LOW_TRIM] = 0x3 (default)<br>I <sub>LOAD</sub> = 1 mA | 1.152 | 1.2 | 1.26 | V    |
| V <sub>O_SLEEP</sub>    | Output voltage   | Sleep mode (low current)<br>POWER_LEVEL_REG[LDO_LOW_TRIM] = 0x3 (default)<br>I <sub>LOAD</sub> = 100 μA | 1.152 | 1.2 | 1.26 | V    |
| V <sub>O_TRIM_0</sub>   | Trim step, delta from 1.1 V nominal value  | POWER_LEVEL_REG[LDO_LOW_TRIM] = 0x0   |       | -75 |      | mV   |
| V <sub>O_TRIM_1</sub>   | Trim step, delta from 1.1 V nominal value  | POWER_LEVEL_REG[LDO_LOW_TRIM] = 0x1   |       | -50 |      | mV   |
| V <sub>O_TRIM_2</sub>   | Trim step, delta from 1.1 V nominal value  | POWER_LEVEL_REG[LDO_LOW_TRIM] = 0x2   |       | -25 |      | mV   |
| V <sub>O_TRIM_3</sub>   | Trim step, delta from 1.1 V nominal value  | POWER_LEVEL_REG[LDO_LOW_TRIM] = 0x3   |       | 0   |      | mV   |
| V <sub>O_TRIM_4</sub>   | Trim step, delta from 1.1 V nominal value  | POWER_LEVEL_REG[LDO_LOW_TRIM] = 0x4   |       | 25  |      | mV   |
| V <sub>O_TRIM_5</sub>   | Trim step, delta from 1.1 V nominal value  | POWER_LEVEL_REG[LDO_LOW_TRIM] = 0x5   |       | 50  |      | mV   |
| V <sub>O_TRIM_6</sub>   | Trim step, delta from 1.1 V nominal value  | POWER_LEVEL_REG[LDO_LOW_TRIM] = 0x6   |       | 75  |      | mV   |
| V <sub>O_TRIM_7</sub>   | Trim step, delta from 1.1 V nominal value  | POWER_LEVEL_REG[LDO_LOW_TRIM] = 0x7   |       | 100 |      | mV   |
| I <sub>Q_ACTIVE</sub>   | Quiescent current  | No load   |       | 12  |      | μA   |
| I <sub>Q_SLEEP</sub>    | Quiescent current  | No load   |       | 40  |      | nA   |
| R <sub>ON_SW_HIGH</sub> | On resistance of the high Ohmic switch between V <sub>BAT_HIGH</sub> and V <sub>BAT_LOW</sub> rail | Buck mode, V <sub>BAT_HIGH</sub> = 1.62 V, V <sub>BAT_LOW</sub> = 1.2 V                                 |       | 250 |      | Ω    |

| Parameter              | Description   | Conditions  | Min | Typ | Max | Unit |
|------------------------|---|---|-----|-----|-----|------|
| R <sub>ON_SW_LOW</sub> | On resistance of the low Ohmic switch between V <sub>BAT_HIGH</sub> and V <sub>BAT_LOW</sub> rail | Buck mode, V <sub>BAT_HIGH</sub> = 1.62 V, V <sub>BAT_LOW</sub> = 1.2 V |     | 10  |     | Ω    |

### 3.10 Power On Reset Characteristics

Table 18: POR VBAT\_HIGH - DC characteristics

| Parameter         | Description                            | Conditions  | Min  | Typ  | Max  | Unit |
|-------------------|--|---|------|------|------|------|
| V <sub>TH_H</sub> | POR VBAT_HIGH reset release voltage    | At coldboot V <sub>TH_L</sub> is used, there is no risk that the chip does not boot |      | 1.75 | 1.83 | V    |
| V <sub>TH_L</sub> | POR VBAT_HIGH reset activation voltage |   | 1.56 | 1.66 |      | V    |

Table 19: POR VBAT\_LOW - DC characteristics

| Parameter         | Description                           | Conditions   | Min  | Typ  | Max  | Unit |
|-------------------|---------------------------------------|--|------|------|------|------|
| V <sub>TH_H</sub> | POR VBAT_LOW reset release voltage    | At coldboot the generated vbat_low level is 1.25 V |      | 1.15 | 1.22 | V    |
| V <sub>TH_L</sub> | POR VBAT_LOW reset activation voltage |  | 1.01 | 1.1  |      | V    |

### 3.11 RC32M Oscillator Characteristics

Table 20: RC32M - Timing characteristics

| Parameter                  | Description             | Conditions         | Min | Typ  | Max | Unit |
|----------------------------|-------------------------|--------------------|-----|------|-----|------|
| f <sub>RC32M_TRIMMED</sub> | RC oscillator frequency | At target trimming | 28  | 30.5 | 33  | MHz  |

### 3.12 RCX Oscillator Characteristics

Table 21: RCX - Timing characteristics

| Parameter                                 | Description  | Conditions  | Min   | Typ | Max  | Unit    |
|---|--|---|-------|-----|------|---------|
| Δf <sub>RC</sub>                          | RCX oscillator frequency drift                     | 100 ms time slot  |       | 100 | 500  | ppm     |
| Δf <sub>RC</sub> /ΔV <sub>VBAT_HIGH</sub> | Supply voltage dependency (V <sub>BAT_HIGH</sub> ) |   | -500  | 80  | 1400 | ppm/V   |
| Δf <sub>RC</sub> /ΔV <sub>VBAT_LOW</sub>  | Supply voltage dependency (V <sub>BAT_LOW</sub> )  |   | -1500 | 200 | 2000 | ppm/V   |
| f <sub>RCX</sub>                          | RCX oscillator frequency                           | At target fixed trim setting  | 13    | 15  | 19   | kHz     |
| Δf <sub>RC</sub> /ΔT <sub>1</sub>         | Temperature dependency                             | Temperature range from -40 °C to 85 °C, RCX_BIAS at preferred value | -210  |     | 125  | ppm/deg |

| Parameter                    | Description            | Conditions   | Min  | Typ | Max | Unit    |
|------------------------------|------------------------|--|------|-----|-----|---------|
| $\Delta f_{RC}/\Delta T_{2}$ | Temperature dependency | Temperature range from -40 °C to 105 °C, RCX_BIAS at preferred value | -210 |     | 200 | ppm/deg |

### 3.13 Temperature Sensor Characteristics

Table 22: Temperature Sensor - DC characteristics

| Parameter                          | Description   | Conditions  | Min | Typ | Max | Unit   |
|------------------------------------|---|---|-----|-----|-----|--------|
| T <sub>SENSE_RANGE</sub>           | Temperature sensor range  |   | -40 |     | 105 | °C     |
| T <sub>SENSE_ACC_OTP_WFFCQFN</sub> | Applies to the WFFCQFN package. Absolute accuracy of temperature sensor using calibration value from OTP (single point calibration at 25 °C).<br>Formula: $T_x = 25\text{ °C} + (\text{ADC}_x - \text{ADC}_{\text{OTP\_CAL\_25C}}) / (\text{TC}_{\text{SENSE}} * 64)$ (64 is used to correct 16b to 10b ADC values) | T <sub>AMBIENT</sub> = 25°C, V <sub>BAT_LOW</sub> = 1.1 V |     | ±4  |     | °C     |
| TC <sub>SENSE</sub>                | Temperature coefficient of the internal temperature sensor  | Reading through GP_ADC (16-bit result)                    |     | 2.3 |     | LSB/°C |

### 3.14 XTAL32kHz Oscillator Characteristics

Table 23: XTAL32K - Recommended operating conditions

| Parameter            | Description                                   | Conditions   | Min  | Typ    | Max | Unit |
|----------------------|---|--|------|--------|-----|------|
| f <sub>CLK_EXT</sub> | External clock frequency                      | At pin 32KXTAL1/P0_3 in GPIO mode.   | 10   |        | 100 | kHz  |
| f <sub>XTAL</sub>    | Crystal oscillator frequency                  |  | 30   | 32.768 | 35  | kHz  |
| ESR                  | Equivalent series resistance                  |  |      |        | 100 | kΩ   |
| C <sub>L</sub>       | Load capacitance                              | No external capacitors are required for a 6 pF or 7 pF crystal.                      | 6    | 7      | 9   | pF   |
| C <sub>0</sub>       | Shunt capacitance                             |  |      | 1      | 2   | pF   |
| Δf <sub>XTAL</sub>   | Crystal frequency tolerance (including aging) | Timing accuracy is dominated by crystal accuracy. A much smaller value is preferred. | -250 |        | 250 | ppm  |
| P <sub>DRV_MAX</sub> | Maximum drive power                           | Note 1   | 0.1  |        |     | μW   |

**Note 1** Select a crystal that can handle a drive level of at least this specification.

Table 24: XTAL32K - Timing characteristics

| Parameter             | Description                      | Conditions  | Min | Typ | Max | Unit |
|-----------------------|----------------------------------|---|-----|-----|-----|------|
| t <sub>STA_XTAL</sub> | Crystal oscillator start-up time | Typical application, time until 1000 clocks are detected. |     | 100 | 300 | ms   |

### 3.15 XTAL32MHz Oscillator Characteristics

Table 25: XTAL32M - Recommended operating conditions

| Parameter               | Description                  | Conditions   | Min | Typ | Max  | Unit   |
|-------------------------|------------------------------|--|-----|-----|------|--------|
| P <sub>DRV_MAX</sub>    | Maximum drive power          | Note 1   |     |     | 100  | μW     |
| V <sub>CLK_EXT</sub>    | External clock voltage       | In case of external clock source on XTAL32Mp (XTAL32Mm floating or connected to mid-level 0.6 V) |     | 0.9 | 1.2  | V      |
| φ <sub>N_EXT_32M</sub>  | Phase noise                  | f <sub>c</sub> = 50 kHz; in case of external clock source  |     |     | -130 | dBc/Hz |
| Δf <sub>XTAL_TRIM</sub> | Crystal frequency trim       |  |     | 2   |      | ppm    |
| f <sub>XTAL_32M</sub>   | Crystal oscillator frequency |  |     | 32  |      | MHz    |
| Δf <sub>XTAL</sub>      | Crystal frequency tolerance  | After optional trimming; including aging and temperature drift<br>Note 2                         | -20 |     | 20   | ppm    |
| Δf <sub>XTAL_UNT</sub>  | Crystal frequency tolerance  | Untrimmed; including aging and temperature drift<br>Note 3                                       | -40 |     | 40   | ppm    |
| ESR <sub>1pF</sub>      | Equivalent series resistance | C <sub>0</sub> < 1 pF  |     |     | 200  | Ω      |
| ESR <sub>3pF</sub>      | Equivalent series resistance | C <sub>0</sub> < 3 pF  |     |     | 80   | Ω      |
| ESR <sub>5pF</sub>      | Equivalent series resistance | C <sub>0</sub> < 5 pF  |     |     | 50   | Ω      |
| C <sub>L</sub>          | Load capacitance             | No external capacitors are required  | 4   | 6   | 8    | pF     |

**Note 1** Select a crystal which can handle a drive level of at least this specification.

**Note 2** Using the internal varicaps a wide range of crystals can be trimmed to the required tolerance.

**Note 3** Maximum allowed frequency tolerance for compensation by the internal varicap trimming mechanism.

### 3.16 Radio Characteristics

Table 26: Radio1M - Recommended operating conditions

| Parameter         | Description         | Conditions | Min  | Typ | Max    | Unit |
|-------------------|---------------------|------------|------|-----|--------|------|
| f <sub>OPER</sub> | Operating frequency |            | 2400 |     | 2483.5 | MHz  |
| N <sub>CH</sub>   | Number of channels  |            |      | 40  |        | 1    |

| Parameter       | Description       | Conditions  | Min | Typ      | Max | Unit |
|-----------------|-------------------|-------------|-----|----------|-----|------|
| f <sub>CH</sub> | Channel frequency | K = 0 to 39 |     | 2402+K*2 |     | MHz  |

Table 27: Radio1M - DC characteristics

| Parameter                     | Description                             | Conditions  | Min | Typ | Max | Unit |
|-------------------------------|---|---|-----|-----|-----|------|
| I <sub>BAT_RF_RX</sub>        | Current at V <sub>BAT_LOW</sub> = 1.2 V | Radio receiver and synthesizer active; T <sub>A</sub> = 25 °C                     |     | 4.5 |     | mA   |
| I <sub>BAT_RF_TX_+4dBm</sub>  | Current at V <sub>BAT_LOW</sub> = 1.2 V | Radio receiver and synthesizer active, power setting = 12; T <sub>A</sub> = 25 °C |     | 9.5 |     | mA   |
| I <sub>BAT_RF_TX_0dBm</sub>   | Current at V <sub>BAT_LOW</sub> = 1.2 V | Radio receiver and synthesizer active, power setting = 8; T <sub>A</sub> = 25 °C  |     | 7.5 |     | mA   |
| I <sub>BAT_RF_TX_-3dBm</sub>  | Current at V <sub>BAT_LOW</sub> = 1.2 V | Radio receiver and synthesizer active, power setting = 6; T <sub>A</sub> = 25 °C  |     | 6.4 |     | mA   |
| I <sub>BAT_RF_TX_-6dBm</sub>  | Current at V <sub>BAT_LOW</sub> = 1.2 V | Radio receiver and synthesizer active, power setting = 4; T <sub>A</sub> = 25 °C  |     | 5.2 |     | mA   |
| I <sub>BAT_RF_TX_-12dBm</sub> | Current at V <sub>BAT_LOW</sub> = 1.2 V | Radio receiver and synthesizer active, power setting = 2; T <sub>A</sub> = 25 °C  |     | 3.7 |     | mA   |
| I <sub>BAT_RF_TX_-18dBm</sub> | Current at V <sub>BAT_LOW</sub> = 1.2 V | Radio receiver and synthesizer active, power setting = 1; T <sub>A</sub> = 25 °C  |     | 2.9 |     | mA   |

Table 28: Radio1M - AC characteristics

| Parameter               | Description                                       | Conditions   | Min | Typ   | Max | Unit |
|-------------------------|---|--|-----|-------|-----|------|
| P <sub>SENS_CLEAN</sub> | Sensitivity level                                 | Dirty Transmitter disabled;<br>DCDC converter disabled;<br>PER = 30.8%.<br><a href="#">Note 1</a>  |     | -94.5 |     | dBm  |
| P <sub>SENS_EPKT</sub>  | Sensitivity level                                 | Extended packet size (255 octets)  |     | -91.5 |     | dBm  |
| P <sub>SENS</sub>       | Sensitivity level                                 | Normal Operating Conditions;<br>DCDC converter disabled;<br>PER = 30.8%.<br><a href="#">Note 1</a>   |     | -94   |     | dBm  |
| P <sub>INT_IMD</sub>    | Intermodulation distortion interferer power level | Worst-case interferer level @ f <sub>1</sub> , f <sub>2</sub> with 2*f <sub>1</sub> - f <sub>2</sub> = f <sub>0</sub> ,  f <sub>1</sub> - f <sub>2</sub>   = n MHz and n = 3, 4, 5;<br>P <sub>WANTED</sub> = -64 dBm @ f <sub>0</sub> ; PER = 30.8%.<br><a href="#">Note 2</a> |     | -23   |     | dBm  |

| Parameter             | Description                                   | Conditions  | Min | Typ   | Max | Unit   |
|-----------------------|---|---|-----|-------|-----|--------|
| CIR <sub>0</sub>      | Carrier to interferer ratio                   | $n = 0$ ; interferer @ $f_1 = f_0 + n \cdot 1$ MHz.<br><a href="#">Note 3</a>   |     | 8     |     | dB     |
| CIR <sub>1</sub>      | Carrier to interferer ratio                   | $n = \pm 1$ ; interferer @ $f_1 = f_0 + n \cdot 1$ MHz.<br><a href="#">Note 3</a>                                     |     | -1    |     | dB     |
| CIR <sub>P2</sub>     | Carrier to interferer ratio                   | $n = +2$ (image frequency); interferer @ $f_1 = f_0 + n \cdot 1$ MHz.<br><a href="#">Note 3</a>                       |     | -26.5 |     | dB     |
| CIR <sub>M2</sub>     | Carrier to interferer ratio                   | $n = -2$ ; interferer @ $f_1 = f_0 + n \cdot 1$ MHz.<br><a href="#">Note 3</a>  |     | -29   |     | dB     |
| CIR <sub>P3</sub>     | Carrier to interferer ratio                   | $n = +3$ (image frequency + 1 MHz); interferer @ $f_1 = f_0 + n \cdot 1$ MHz.<br><a href="#">Note 3</a>               |     | -37   |     | dB     |
| CIR <sub>M3</sub>     | Carrier to interferer ratio                   | $n = -3$ ; interferer @ $f_1 = f_0 + n \cdot 1$ MHz.<br><a href="#">Note 3</a>  |     | -42   |     | dB     |
| CIR <sub>4</sub>      | Carrier to interferer ratio                   | $ n  \geq 4$ (any other Bluetooth LE channel); interferer @ $f_1 = f_0 + n \cdot 1$ MHz.<br><a href="#">Note 3</a>    |     | -43   |     | dB     |
| P <sub>BL_I</sub>     | Blocker power level                           | $30 \text{ MHz} \leq f_{BL} \leq 2000 \text{ MHz}$ ;<br>$P_{WANTED} = -67 \text{ dBm}$ .<br><a href="#">Note 2</a>    |     | 5     |     | dBm    |
| P <sub>BL_II</sub>    | Blocker power level<br><a href="#">Note 4</a> | $2003 \text{ MHz} \leq f_{BL} \leq 2399 \text{ MHz}$ ;<br>$P_{WANTED} = -67 \text{ dBm}$ .<br><a href="#">Note 2</a>  |     | 0     |     | dBm    |
| P <sub>BL_III</sub>   | Blocker power level                           | $2484 \text{ MHz} \leq f_{BL} \leq 2997 \text{ MHz}$ ;<br>$P_{WANTED} = -67 \text{ dBm}$ .<br><a href="#">Note 2</a>  |     | 0     |     | dBm    |
| P <sub>BL_IV</sub>    | Blocker power level                           | $3000 \text{ MHz} \leq f_{BL} \leq 12.75 \text{ GHz}$ ;<br>$P_{WANTED} = -67 \text{ dBm}$ .<br><a href="#">Note 2</a> |     | 5     |     | dBm    |
| L <sub>ACC_RSSI</sub> | Level accuracy                                | Input power range -90 dBm to -20 dBm  |     | 3     |     | dB     |
| L <sub>RES_RSSI</sub> | Level resolution                              | Input power range -90 dBm to -20 dBm  |     | 0.5   |     | dB/LSB |
| ACP <sub>2M</sub>     | Adjacent channel power level                  | $f_{OFS} = 2 \text{ MHz}$ .<br><a href="#">Note 5</a>   |     | -45   |     | dBm    |
| ACP <sub>3M</sub>     | Adjacent channel power level                  | $f_{OFS} \geq 3 \text{ MHz}$ .<br><a href="#">Note 5</a>  |     | -52   |     | dBm    |

| Parameter         | Description        | Conditions                         | Min | Typ  | Max | Unit |
|-------------------|--------------------|------------------------------------|-----|------|-----|------|
| P <sub>O_12</sub> | Output power level | RF_ATTR_REG[PA_POWER_SETTING] = 12 |     | 4    |     | dBm  |
| P <sub>O_11</sub> | Output power level | RF_ATTR_REG[PA_POWER_SETTING] = 11 |     | 3    |     | dBm  |
| P <sub>O_10</sub> | Output power level | RF_ATTR_REG[PA_POWER_SETTING] = 10 |     | 2    |     | dBm  |
| P <sub>O_09</sub> | Output power level | RF_ATTR_REG[PA_POWER_SETTING] = 9  |     | 1    |     | dBm  |
| P <sub>O_08</sub> | Output power level | RF_ATTR_REG[PA_POWER_SETTING] = 8  |     | 0    |     | dBm  |
| P <sub>O_07</sub> | Output power level | RF_ATTR_REG[PA_POWER_SETTING] = 7  |     | -1   |     | dBm  |
| P <sub>O_06</sub> | Output power level | RF_ATTR_REG[PA_POWER_SETTING] = 6  |     | -2.5 |     | dBm  |
| P <sub>O_05</sub> | Output power level | RF_ATTR_REG[PA_POWER_SETTING] = 5  |     | -4   |     | dBm  |
| P <sub>O_04</sub> | Output power level | RF_ATTR_REG[PA_POWER_SETTING] = 4  |     | -6   |     | dBm  |
| P <sub>O_03</sub> | Output power level | RF_ATTR_REG[PA_POWER_SETTING] = 3  |     | -9   |     | dBm  |
| P <sub>O_02</sub> | Output power level | RF_ATTR_REG[PA_POWER_SETTING] = 2  |     | -12  |     | dBm  |
| P <sub>O_01</sub> | Output power level | RF_ATTR_REG[PA_POWER_SETTING] = 1  |     | -19  |     | dBm  |

**Note 1** Measured according to Bluetooth® Low Energy Test Specification RF-PHY.TS/4.0.1, section 6.4.1.

**Note 2** Measured according to Bluetooth® Core Technical Specification document.

**Note 3** Measured according to Bluetooth® Core Technical Specification document, version 4.0, volume 6, section 4.2.

**Note 4** Frequencies close to the ISM band can show slightly worse performance.

**Note 5** Measured according to Bluetooth® Low Energy Test Specification RF-PHY.TS/4.0.1, section 6.2.3.

## 4. System Overview

### 4.1 Internal Blocks

The DA14533 contains the following blocks:

**Arm® Cortex®-M0+ CPU with Wake-up Interrupt Controller (WIC).** This processor provides 0.9 dMIPS/MHz and is used for assisting the Bluetooth® LE protocol implementation, for providing processing power for calculations or data fetches required by applications, and for housekeeping, including controlling the power scheme of the system.

**BLE core.** This is the baseband hardware accelerator for the Bluetooth LE protocol.

**ROM.** This 160-kB ROM contains the Bluetooth LE protocol stack and the boot code sequence.

**OTP.** This 12-kB OTP memory array is used to store a secondary bootloader, application code, and Bluetooth LE profiles. It also contains system configuration and calibration data.

**System SRAM (SysRAM).** This 64-kB SysRAM is primarily used to mirror the program code from the OTP or external SPI Flash when the system wakes/powers up. It also serves as a Data RAM for intermediate variables and various data that the protocol requires. It can be used as an extra memory space for the Bluetooth LE TX and RX data structures (Exchange RAM). The SysRAM cells can not only be retained during sleep modes but also be completely switched off during active mode if not needed.

**UART and UART2.** The serial interface of the UART implements hardware flow control while UART2 does not. Both UARTs feature FIFOs with depths of 16 bytes each.

**SPI.** This is the serial peripheral interface (SPI) with master/slave capability, and it has separate FIFOs for RX and TX of two 16-bit words each.

**I2C.** This Master/Slave I2C interface is used for sensors and/or host Micro-Controllers Units (MCUs) communication. It comprises a 32-place 9-bit deep FIFO.

**General Purpose (GP) ADC.** This 10-bit analog-to-digital converter (ADC) has four external input channels (GPIOs) and internal channels for reading die temperature, the battery voltage, and other internal analog nodes.

**Radio Transceiver.** This block implements the RF part of the Bluetooth LE protocol.

**Clock Generator.** This block is responsible for clocking the system. It contains two XTAL oscillators, one running at 32 MHz (XTAL32M) and used for the active mode of the system and the other running at 32.768 kHz (XTAL32K) and used for the sleep modes of the system. There are also three RC oscillators available: a 32 MHz oscillator (RC32M) with low precision (> 500 ppm), a 32 kHz oscillator (RC32K) with low precision (> 500 ppm), and a ~15 kHz oscillator (RCX) with high precision (< 500 ppm). The RCX oscillator can be used as a sleep clock to replace the XTAL32K oscillator to further improve the power dissipation of the system while reducing the bill of materials. The RC32M oscillator is used to provide a clock to mirror the OTP code into the SysRAM while the XTAL32M oscillator is settling directly after power/wake-up. This clock is also used to run the Booter at powerup. An external digital clock can be used as a sleep clock to replace the XTAL32K or the RCX oscillator.

**Timers.** This block contains three timers:

- A 16-bit general purpose timer (Timer0) with two pulse width modulation (PWM) signals (PWM1 is inverted to PWM0)
- A 11-bit timer (Timer1) with two capture channels
- A 14-bit timer (Timer2) which controls six PWM signals that all have the same frequency, but each has a configurable duty cycle

**Real Time Clock (RTC).** This hardware controller supports the complete time of day clock: 12/24 hours, minutes, seconds, milliseconds, and hundredths of a millisecond. It includes a configurable alarm function and can be programmed to generate an interrupt on any event, like a rollover of month, day, hour, minute, second, or hundredths of a millisecond.

**Wake-Up Timer.** This timer captures external events and it can be used on any of the GPIO ports as a wake-up trigger based on a programmable number of external events.

**Quadrature Decoder.** This block decodes the pulse trains from a rotary encoder to provide the step and the direction of a movement of an external device. Three axes (X, Y, and Z) are supported. The block also supports an edge counting mode which enables counting positive or negative edges on the selected GPIOs.

**Keyboard Controller.** This circuit enables the reading and debouncing of a programmable number of GPIOs and generates an interrupt upon a configurable action.

**AHB/APB Bus.** This block implements the AMBA Lite version of the AHB and APB specifications.

**Power Management.** This sophisticated power management circuit is equipped with a Buck DCDC converter and several low-dropout regulators (LDOs) that can be turned on/off through software.

You can find a more detailed description of each component of the DA14533 in the following sections.

## 4.2 Power management unit

### 4.2.1 Introduction

The DA14533 has an integrated power management unit (PMU) which comprises a VDD\_Clamp, a POR circuitry, a DCDC convertor, and various LDOs. The system diagram of the integrated PMU is shown in [Figure 3](#).

#### Features

- Buck and DCDC bypass configurations
- Single inductance DCDC converter configured for Buck configuration
- Programmable DCDC converter outputs
- Active and Sleep mode LDOs
- Low BOM and use of small external components.

### 4.2.2 Architecture

The PMU integrates two externally decoupled power rails: V<sub>BAT\_HIGH</sub> and V<sub>BAT\_LOW</sub>, and one internal V<sub>DD</sub> power rail. There are two main power configurations: Buck and Bypass. The integrated PMU configures itself automatically to the appropriate mode depending on how the battery is initially connected in the application.

- V<sub>BAT\_HIGH</sub>: voltage range of 1.8 V-3.6 V. This power rail is used for the blocks which require a higher supply voltage. The OTP and the GPIOs are connected to this power rail. V<sub>BAT\_HIGH</sub> is protected by the POR circuit POR\_HIGH, which generates a POR when the voltage drops below the threshold voltage.
- V<sub>BAT\_LOW</sub>: the main system supply and most internal blocks are powered from this rail. Its functional range is from 1.2 V to 3.3 V. V<sub>BAT\_LOW</sub> is protected with the POR circuit POR\_LOW which generates a hardware reset when the voltage drops below the threshold voltage.
- The internal V<sub>DD</sub> power rail supplies the digital power domains (see [Section 4.2.2.1 for the details](#))

The VDD\_Clamp and RC32k blocks are supplied by the V<sub>BAT\_HIGH</sub>.

In Buck configuration ([Figure 3](#)), the battery is connected to V<sub>BAT\_HIGH</sub>. The voltage on V<sub>BAT\_LOW</sub> is generated from V<sub>BAT\_HIGH</sub>. The different power modes of the system are explained in [Section 4.2.2.2](#).




Figure 3. Power management unit: buck configuration

In bypass configuration (Figure 4), the DCDC is bypassed, and the battery is connected to both V<sub>BAT\_LOW</sub> and V<sub>BAT\_HIGH</sub>. In this mode, an external inductor is omitted resulting in lower BOM. GPIOs supply follows the battery voltage in this configuration. The minimum cold boot voltage is 1.8 V. After cold boot and providing that no OTP or GPIO (at a specific voltage level) is needed, POR HIGH can be disabled and then V<sub>BAT\_BYPASS</sub> can go down to 1.2 V.

Because V<sub>BAT\_LOW</sub> is limited to max 3.3 V, battery/supply voltage shall not exceed that level in the bypass configuration. If an application requires supply levels up to 3.6 V and the choice is made to omit the DCDC converter (reduced BOM at the cost of higher current consumption), it is recommended to use the "Buck Configuration" and enable LDO\_LOW to power the V<sub>BAT\_LOW</sub> rail (instead of through DCDC converter).




Figure 4. Power management unit: bypass configuration

4.2.2.1 Digital Power Domains

The DA14533 supports a number of digital power domains that can be turned on and off by software (Figure 5). Some of the blocks contain registers that can retain their values even if the digital power domain where they reside is powered off. RAM cells can retain their contents independently from the digital power domains state.




Figure 5. Digital power domains

Table 29 shows the list of blocks residing in each one of the digital power domains.

Table 29: Power domains description

| Domain name | Description   |
|-------------|---|
| PD_AON      | Always powered domain. It contains a Clock-less Wake-up controller and the pad-ring.  |
| PD_SLP      | Sleep power domain. It comprises the Arm/WIC, the Bluetooth® LE Timer, the PMU/Clock Generation, the Clocked Wake-up Controller, the Quadrature Decoder, and various registers required for the Wake-up sequence. |
| PD_SYS      | System Power Domain. It comprises the AHB bus, the OTP cell and controllers, the ROM, the System RAM, the Watchdog, the Software Timer, and the GPIO port multiplexing.   |
| PD_TIM      | Timer Power Domain. It comprises the RTC and the Timer1. These two blocks can be active during sleep modes.   |
| PD_RAD      | Radio Power Domain. It comprises the Bluetooth® LE Core and the digital PHY of the Radio.   |

#### 4.2.2.2 Power Modes

There are five different power modes in the DA14533:

- **Active mode:** System is active and operates at full speed.
- **Idle mode:** No power gating has been programmed. The Cortex CPU is idle, waiting for an interrupt. PD\_SYS is on. PD\_TIM and PD\_RAD depend on the programmed enabled value.
- **Extended Sleep mode:** PD\_AON, PD\_SLP, and conditionally PD\_TIM are active. RAM is expected to be retained for:
  - Keeping a Bluetooth® LE connection alive (stack variables or Bluetooth® LE data).
  - Potentially keep the application code and it can be omitted if the OTP or external Flash is instructed to automatically get mirrored into RAM upon every wake-up.
- **Deep Sleep mode:** PD\_AON and partially PD\_SLP (CLOCKGEN and Clocked WAKEUP) are active. The device wakes up in RESET state. RAM retainability and RTC operation are programmable.
- **Hibernation mode:** Shipping clock-less mode with all domains disabled. RAM retainability is programmable. No clock is running.

A summary of the power modes, the digital power domains, as well as the clocks and wake-up capabilities are explained in Table 30.

**Table 30: Power modes, digital power domains, clocks, and wake-up triggers**

| Power mode                           | Digital power domains   | LDOs, DCDC converter, and VDD level  | Clock availability | RAM  | Wake up from   |
|--------------------------------------|---|--|--------------------|--|--|
| Active or Sleep (WFI)                | PD_AON = ON<br>PD_SLP = ON<br>PD_SYS = ON<br>PD_TIM = OPTIONAL<br>PD_RAD = OPT  | VDD = 0.9 V<br>DCDC = ON<br>LDO_LOW = OFF<br>LDO_CORE = ON, Active (0.9 V)<br>VDD_Clamp = OFF<br>LDO_RADIO = Programmable  | All                | SysRAM1 = ON (Application)<br>SysRAM2 = optionally retained<br>SysRAM3 = ON (Stack Data) |  |
| Extended Sleep (with or without OTP) | PD_AON = ON<br>PD_SLP = ON<br>PD_SYS = OFF<br>PD_TIM = OPTIONAL<br>PD_RAD = OFF | VDD = 0.75 V<br>DCDC = ON<br>LDO_LOW = OFF<br>LDO_CORE = ON, in retain mode (0.75 V)<br>VDD_Clamp = OFF<br>LDO_RADIO = OFF | RCX or XTAL32K     | SysRAMx = optionally retained (typically only SysRAM1 is retained)                       | <ul style="list-style-type: none"> <li>▪ From any GPIOs</li> <li>▪ RTC alarm</li> <li>▪ Timer1</li> <li>▪ Bluetooth® LE sleep timer</li> </ul> |
| Deep Sleep                           | PD_AON = ON<br>PD_SLP = ON<br>PD_SYS = OFF<br>PD_TIM = OPTIONAL<br>PD_RAD = OFF | VDD = 0.75 V<br>DCDC = ON<br>LDO_LOW = OFF<br>LDO_CORE = ON, in retain mode (0.75 V)<br>VDD_Clamp = OFF<br>LDO_RADIO = OFF | RCX or XTAL32K     | SysRAMx = optionally retained (Typically OFF)  | <ul style="list-style-type: none"> <li>▪ From any GPIOs</li> <li>▪ RTC alarm</li> <li>▪ Timer1</li> </ul>                                      |
| Hibernation                          | PD_AON = ON<br>PD_SLP = OFF<br>PD_SYS = OFF<br>PD_TIM = OFF<br>PD_RAD = OFF     | VDD = ~0.75 V<br>DCDC = OFF<br>LDO_LOW = OFF<br>LDO_CORE = OFF<br>VDD_Clamp = ~0.75 V<br>LDO_RADIO = OFF                   | No Clocks          | SysRAMx = optionally retained  | <ul style="list-style-type: none"> <li>▪ Wake up from P0_1, P0_2, P0_3, P0_4, P0_5</li> </ul>  |

Table 31 shows the typical rail voltages and their drivers present during various PMU modes.

**Table 31: Power rails drivers and voltages**

| Configurations | Mode                          | V <sub>BAT_HIGH</sub> | V <sub>BAT_LOW</sub>  | V <sub>DD</sub>                  |
|----------------|-------------------------------|-----------------------|-----------------------|----------------------------------|
| <b>Buck</b>    | <b>Active</b>                 | Battery (3.6 V–1.8 V) | DCDC out (1.2 V)      | LDO_CORE (0.9 V)                 |
|                | <b>Deep or Extended Sleep</b> |                       | LDO_LOW (1.2 V)       | LDO_CORE in retain mode (0.75 V) |
|                | <b>Hibernation</b>            |                       | 0 V (none)            | VDD_Clamp (~0.75 V)              |
| <b>Bypass</b>  | <b>Active</b>                 | Battery (3.3 V–1.2 V) | Battery (3.3 V–1.2 V) | LDO_CORE (0.9 V)                 |
|                | <b>Deep or Extended Sleep</b> |                       |                       | LDO_CORE in retain mode (0.75 V) |
|                | <b>Hibernation</b>            |                       |                       | VDD_Clamp (~0.75 V)              |

### 4.2.2.3 VDD Level in Hibernation

While in Hibernation, the Always On domain (PD\_AON) is supplied by a clamp. Because the reference is not enabled, the actual voltage supplied by the clamp depends on the load and temperature. To ensure proper operation of the PD\_AON across the application operating temperature range and load, it is recommended to configure the voltage level of the VDD\_Clamp using POWER\_AON\_CTRL\_REG[LDO\_RET\_TRIM] according to Table 32.

Table 32: VDD\_Clamp recommended settings over temperature and load

| Temperature range | 0 kB retained RAM | 64 kB retained RAM |
|-------------------|-------------------|--------------------|
| -40°C to +40°C    | 0xE               | 0xC                |
| -40°C to +60°C    | 0xD               | 0xB                |
| -40°C to +85°C    | 0xB               | 0xA                |
| -40°C to +105°C   | 0xB               | 0x9                |

### 4.2.2.4 Retainable Registers

When the system enters one of the sleep modes, some registers need to retain their values even though their power domain might be shut down. These special retainable registers and their power domains are described in Table 33.

Table 33: Retainable registers

| Power domains | Retainable registers             |
|---------------|----------------------------------|
| PD_SYS        | OTPC_MODE_REG                    |
|               | OTPC_TIM1_REG                    |
|               | OTPC_TIM2_REG                    |
|               | OTPC_AHBADR_REG                  |
|               | OTPC_CELADR_REG                  |
|               | OTPC_NWORDS_REG                  |
|               | DEBUG_REG                        |
| PD_RAD        | BLE_CNTL2_REG                    |
|               | RF_ADCI_DC_OFFSET_REG            |
|               | RF_ADCQ_DC_OFFSET_REG            |
|               | RF_DC_OFFSET_RESULT_REG          |
|               | RF_DC_OFFSET_FULL_RES_REG        |
|               | RF_DC_OFFSET_MPAR_RES0/1/2/3_REG |

## 4.2.3 Programming

### 4.2.3.1 Buck Configuration

In Buck configuration (Figure 3), the voltage on V<sub>BAT\_LOW</sub> and V<sub>DD</sub> are generated from V<sub>BAT\_HIGH</sub> in the following ways:

- **Hibernation mode**

In Hibernation mode, the V<sub>BAT\_LOW</sub> rail is not powered and the digital core V<sub>DD</sub> is supplied by the VDD clamp.

The VDD clamp is supplied automatically by selecting the highest of V<sub>BAT\_HIGH</sub> and V<sub>BAT\_LOW</sub>. Because in Buck configuration the V<sub>BAT\_HIGH</sub> rail is always the highest supply on the chip, it is safe to disable this automatic supply selection. Setting POWER\_AON\_CTRL\_REG[*CMP\_VCONT\_SLP\_DISABLE*] = 0x1 forces the clamp to use V<sub>BAT\_HIGH</sub> as supply and reduces the hibernation current by approximately 40 nA.

### ▪ Extended Sleep and Deep Sleep modes

In Extended Sleep mode or Deep Sleep mode, the  $V_{BAT\_LOW}$  rail can be supplied either from the Low  $I_Q$  DCDC or the LDO\_LOW which is in a retention low power mode. The digital core  $V_{DD}$  is powered from LDO\_CORE, retention mode. To configure this mode the following settings must be applied:

- POWER\_CTRL\_REG[LDO\_CORE\_RET\_ENABLE] = 0x1
- Wait 300  $\mu$ s for LDO\_CORE\_RET to settle
- POWER\_LVL\_REG[FORCE\_RCX\_LDO\_CORE\_RET] = 0x1
- POWER\_AON\_CTRL\_REG[LDO\_RET\_TRIM] = 0xF
- Low  $I_Q$  DCDC:
  - DCDC\_SLP\_CTRL\_REG[DCDC\_SLP\_ENABLE] = 0x1
  - LDO\_LOW: POWER\_CTRL\_REG[LDO\_LOW\_CTRL\_REG] = 0x1
- LDO\_LOW:
  - DCDC\_SLP\_CTRL\_REG[DCDC\_SLP\_ENABLE] = 0x0
  - POWER\_CTRL\_REG[LDO\_LOW\_CTRL\_REG] = 0x3

### ▪ Active and Sleep modes

The  $V_{BAT\_LOW}$  rail is powered by LDO\_LOW or by the DCDC converter. To enable the DCDC converter the following settings must be applied:

- POWER\_LEVEL\_REG[DCDC\_LEVEL] = 0x0
- DCDC\_CTRL\_REG[DCDC\_ENABLE] = 0x1

#### 4.2.3.2 Bypass Configuration

In the bypass configuration, the  $V_{BAT\_HIGH}$  and  $V_{BAT\_LOW}$  rails are shorted on the PCB. The initial voltage has to be above 1.75 V to allow the OTP to be read and mirrored.

Software can disable the DCDC converter and LDO\_LOW to reduce quiescent current and avoid unnecessary switching of the DCDC converter. The following register settings are required to accomplish this:

- DCDC\_CTRL\_REG[DCDC\_ENABLE] = 0x0
- POWER\_CTRL\_REG[LDO\_LOW\_CTRL\_REG] = 0x1

If voltage drops below 1.75 V, POR\_HIGH must be masked to prevent unnecessary resets. Note that OTP reads cannot be performed after this point. Masking POR\_HIGH is done by the following setting:

- POWER\_AON\_CTRL\_REG[POR\_VBAT\_HIGH\_RST\_MASK] = 0x1

When POR\_HIGH is masked, its status remains available, but it does not generate a reset. POR\_HIGH can be also disabled by the following setting:

- POWER\_CTRL\_REG[POR\_VBAT\_HIGH\_DISABLE] = 0x1

When POR\_HIGH is disabled, its status becomes unavailable.

### 4.3 Hardware FSM (Powerup, Wake-up, and Go-to-Sleep)

The Hardware Finite State Machine (FSM) responsible for the powerup, wake-up, and go-to-sleep processes of the system is shown in Figure 6.




Figure 6. Powerup/wake-up/sleep FSM diagram

The details of the powerup, wake-up, and sleep sequences of the FSM for the different modes are described in the following sections.

In Buck configuration, the DCDC is enabled by programming DCDC\_CTRL\_REG[DCDC\_ENABLE] bit. When the system is allowed to go to sleep, the DCDC converter can remain on if POWER\_CTRL\_REG[DCDC\_ENABLE\_SLEEP] is set.

If DCDC converter is not used during sleep (LDO\_LOW\_RET case), the DCDC is started by the hardware FSM upon waking-up given that the DCDC\_ENABLE is kept asserted before the system goes to sleep. If DCDC\_ENABLE is cleared before the system goes to sleep, the DCDC can only be started by software asserting this bit after a wake-up.

### 4.3.1 Powerup/Wake-up in Buck Configuration

At the beginning of a powerup (cold boot), the PMU detects whether the system is in a Buck or a Bypass configuration, and this decision is retained from that point on. The powerup (cold boot) sequence of the Buck configuration is shown in Figure 7. When the system is at the start of the Buck configuration path, then  $V_{BAT\_HIGH}$  rail has a stable supply.

To start the system, it is required that the  $V_{BAT\_LOW}$  rail is also brought up to an acceptable level, which is done by hardware, enabling the resistive switch  $V_{BAT\_HL\_RES}$  and monitoring  $POR\_LOW$ . The rising voltage of the  $V_{BAT\_LOW}$  rail eventually triggers  $POR\_LOW$  to "ok" after that, the bandgap is enabled. The hardware FSM runs at 32 kHz from the RC32K oscillator at this time, and it dynamically changes to 512 kHz in one clock cycle after the switch is enabled. The hardware FSM continues working at 512 kHz. When the reference voltage from the bandgap is stable,  $LDO\_LOW$  is enabled. The DCDC is not started in cold boot by hardware but needs to be activated by software for the first time. After a stable 1.2 V is generated,  $LDO\_CORE$  is enabled to generate a stable  $V_{DD}$  of 0.9 V. After this, the main system clock, RC32MHz, is enabled. All conditions are now in place to release the system reset so that the Booter can start running. An indicative time needed to power up the system in Buck configuration up until the application software starts running, is around 2.5 ms. The time required to charge  $V_{BAT\_LOW}$  and  $V_{BAT\_HIGH}$  depends on the external capacitor values on these rails.




Figure 7. Powerup (Buck)

In hibernation, the resistive switch  $V_{BAT\_HL\_RES}$  can be closed to pre-charge  $V_{BAT\_LOW}$  to the level of  $V_{BAT\_HIGH}$  by programming  $POWER\_AON\_CTRL\_REG[V_{BAT\_HL\_CONNECT\_RES\_CTRL}]$ . Therefore, during the wake-up sequence from Hibernation mode, step "Charge  $V_{BAT\_LOW}$ " can be omitted (Figure 8) through  $POWER\_AON\_CTRL\_REG[CHARGE\_V_{BAT\_DISABLE}]$ . All other steps are the same as in the powerup cold-boot sequence. The total time needed to wake up the system from hibernation up until booter software starts running is around 185  $\mu$ s.




Figure 8. Wake-up from hibernation (Buck)

The wake-up sequence from the Clocked, Extended or Deep, Sleep modes using an external GPIO toggle is shown in Figure 9. The difference between the powerup and wake-up sequence in Buck configuration is that the  $V_{BAT\_LOW}$  rail is already charged through the switch  $V_{BAT\_HL\_RES}$  in the wake-up sequence as shown in Figure 6. Therefore, when the system wakes up from a deep sleep or an extended deep sleep, the bandgap is enabled within one 32 kHz clock cycle after the wake-up signal is triggered. After the bandgap is enabled,  $LDO\_LOW$  and  $LDO\_CORE$  are enabled one after the other. If DCDC is kept alive during sleep, the DCDC also switches from Sleep to Active mode after LDOs are enabled. In this case,  $LDO\_LOW$  needs to be disabled by software. The total time which is needed to wake up the system until software starts running is around 800  $\mu$ s. If RAM has been retained, running software means application, if not, then Booter is started.




Figure 9. Wake-up (Buck)

A GPIO trigger must go through the wake-up controller first, which requires seven RCX clock cycles before it is allowed to trigger the PMU and have the state machine running. Even after all power rails are done, switching the system clock from RCX into RC32M (so software starts running) takes 3.5 RCX clock cycles (indicated in state = RUNNING:SWITCH) in Figure 9.

If the system wakes up from an internal timer running at the RCX clock, then the WokenUp signal is asserted six RCX clock cycles after the timer generates the interrupt (for example, ~400 µs).

### 4.3.2 Go-to-Sleep and Refresh Bandgap

The sleep state disables the power-consuming blocks and triggers the "hold mode" for the bandgap referenced voltages. After a certain amount of time (sleep refresh counter), these "hold" voltages need to be refreshed. The lower loop of the FSM in Figure 6 enables the bandgap, refreshes the voltages, checks for BOD events through the POR circuits and if ok, resets the refresh timer and goes back to sleep. This is an autonomous cycle led by hardware until the system is woken up by a wake-up event. The refresh timer can be configured by setting the PMU\_SLEEP\_REG [BG\_REFRESH\_INTERVAL] bit field (1 LSB = 64 × 32 kHz clock cycles). The go-to-sleep and the bandgap refresh sequence is shown in Figure 10.




Figure 10. Go-to-sleep and bandgap refresh

## 4.4 OTP Memory Layout

The OTP memory has to be programmed according to a specific layout, which structures information to be easily accessible from the BootROM code as well as the actual application. Figure 11 shows an overview of the layout scheme.




Figure 11. OTP layout scheme

The OTP memory is a matrix of 3Kx32-bit words. The contents are described:

- **Interrupt Vectors:** they are the vectors of the interrupt service routines and always reside at the address 0x0. This is part of the application (customer) code. The size of this vector list is 32 words.
- **Customer Code:** it contains the applications and the profiles that a customer has developed. The size is known and fixed before the mass production and the programming of the OTP.
- **Configuration Script (section 4.4.2):** it is used to program registers with values that are defined during production testing, to store a trim value for the application software, and to define the UART time-out timer during booting. It is executed by the Booter to prepare and initialize the system prior to the CPU starts running the application code. Available size is 60 words.
- **OTP Header:** it contains various information about the configuration of the system and the Bluetooth® LE-specific data. Size of the header is 16 words.

#### 4.4.1 OTP Header

Table 34 shows the OTP header breakdown.

Table 34: OTP header

| Address | Words (32-bit) | Description  | Programmed during |                       |
|---------|----------------|--|-------------------|-----------------------|
|         |                |  | Chip test         | Product manufacturing |
| 7F82FC0 | 1              | Application Programmed Flag #1<br>0x1234A5A5 = Application is in OTP |                   | Yes                   |
| 7F82FC4 | 1              | Application Programmed Flag #2<br>0xA5A51234 = Application is in OTP |                   | Yes                   |

| Address   | Words (32-bit) | Description  | Programmed during |                       |             |           |      |      |     |  |
|-----------|----------------|--|-------------------|-----------------------|-------------|-----------|------|------|-----|--|
|           |                |  | Chip test         | Product manufacturing |             |           |      |      |     |  |
| 7F82FC8   | 1              | Boot specific configuration: <ul style="list-style-type: none"> <li>▪ Bits[7:0] :                             <ul style="list-style-type: none"> <li>• 0xAA = Boot from SPI port at a specific location</li> <li>• 0xFF = Normal sequence</li> </ul> </li> <li>▪ Bits[15:8] = Wake up Command opcode</li> <li>▪ Bits[23:16] = SPI_DIV</li> <li>▪ Bits[31:24]:                             <ul style="list-style-type: none"> <li>• 0x00 = Two-wire UART (P0_0/P0_1)</li> <li>• 0x01 = One-wire UART (P0_3)</li> <li>• 0x02 = One-wire UART (P0_5)</li> <li>• 0x03 = Two-wire UART (P0_1/P0_3)</li> <li>• Default (all other values) = Two-wire UART (P0_0/P0_1)</li> </ul> </li> </ul> |                   | Yes                   |             |           |      |      |     |  |
| 7F82FCC   | 1              | Boot specific port mapping:<br>Bits[7:4] = SPI_CLK, Port number<br>Bits[3:0] = SPI_CLK, Pin number<br>Bits[15:12] = SPI_EN, Port number<br>Bits[11:8] = SPI_EN, Pin number<br>Bits[23:20] = SPI_DO, Port number<br>Bits[19:16] = SPI_DO, Pin number<br>Bits[31:28] = SPI_DI, Port number<br>Bits[27:24] = SPI_DI, Pin number   |                   | Yes                   |             |           |      |      |     |  |
| 7F82FD0   | 1              | Device and Package Flag: <table border="1" style="margin-left: 20px; border-collapse: collapse;"> <thead> <tr> <th>Package</th> <th>Bits[7:0]</th> <th>Bits[23:16]</th> </tr> </thead> <tbody> <tr> <td>WFFCQFN22</td> <td>0xAA</td> <td>0x22</td> </tr> </tbody> </table> <ul style="list-style-type: none"> <li>▪ Bits[15:8]:                             <ul style="list-style-type: none"> <li>• 0x33 = DA14533</li> <li>• Others = Reserved</li> </ul> </li> <li>▪ Bits[31:24] = Reserved</li> </ul>  | Package           | Bits[7:0]             | Bits[23:16] | WFFCQFN22 | 0xAA | 0x22 | Yes |  |
| Package   | Bits[7:0]      | Bits[23:16]  |                   |                       |             |           |      |      |     |  |
| WFFCQFN22 | 0xAA           | 0x22   |                   |                       |             |           |      |      |     |  |
| 7F82FD4   | 2              | Bluetooth Device Address (64-bit word).<br>It is handled as a string of bytes.   |                   | Yes                   |             |           |      |      |     |  |
| 7F82FDC   | 1              | OTP DMA length (number of 32-bit words).   |                   | Yes                   |             |           |      |      |     |  |
| 7F82FE0   | 1              | Position:<br>Bits[7:0] = X coord<br>Bits[15:8] = Y coord<br>Bits[23:16] = Wafer #<br>Bits[31:24] = LOT #   | Yes               |                       |             |           |      |      |     |  |
| 7F82FE4   | 1              | Tester:<br>Bits[7:0] = Tester_Site<br>Bits[15:8] = Tester_ID (LSB)<br>Bits[23:16] = Tester_ID (MSB)<br>Bits[31:24] = Reserved  | Yes               |                       |             |           |      |      |     |  |

| Address | Words (32-bit) | Description  | Programmed during |                       |
|---------|----------------|--|-------------------|-----------------------|
|         |                |  | Chip test         | Product manufacturing |
| 7F82FE8 | 1              | TimeStamp:<br>Bits[7:0] = TS_Byte0<br>Bits[15:8] = TS_Byte1<br>Bits[23:16] = TS_Byte2<br>Bits[31:24] =TS_Byte3 | Yes               |                       |
| 7F82FEC | 5              | Reserved for Future Needs  |                   |                       |

The Device and Package Flag reflects what the current device (DA14533) is and which package is used. Default (unprogrammed) values are 0xFFFFFFFF.

Boot specific mapping value is used to define a specific configuration for the SPI interface when used for booting from an external device (either an MCU or a Flash). Byte0 is the flag to instruct the BootROM to use the specific SPI pin mapping and skip the rest of the serial peripheral interfaces. The BootROM takes care of waking up an external flash when the flash memory is in deep power-down state.

Byte1 is used for the Wake-up Command opcode that the flash memory responds to. If Byte0 is left unprogrammed, the BootROM sends the "0xAB" opcode by default. Furthermore, the BootROM can wake up the external flash by toggling the CS pin.

Two more flags indicate whether the application code has indeed been programmed (burned) into the OTP. Both flags are read by the BootROM software designating that the system is in Normal mode and not in Development mode (Section 4.5).

#### 4.4.2 Configuration Script

The Configuration Script (CS) is a table of 32-bit entries and is 60 words deep, so in total the CS can utilize 240 bytes of space.

The CS is used to program registers with values that are defined during production testing, to store a trim value for the application software, and to define the UART time-out timer during booting. It is executed by the Booter to prepare and initialize the system prior to the CPU starts running the application code.

Table 35 shows the format of the commands in the CS.

**Table 35: CS commands and description**

| # | Command type           | Description   |
|---|------------------------|---|
| 1 | Start Command          | One 32-bit word containing 0xA5A5A5A5 to signal a valid CS is in place.   |
| 2 | Register Configuration | <ul style="list-style-type: none"> <li>▪ One 32-bit word containing an address of an existing register</li> <li>▪ One 32-bit word containing the data value of the register</li> </ul>  |
| 3 | SDK Value              | <p>One 32-bit word which is equal to 0x9000YYXX indicating that the next word is a value stored during production testing. More specifically:</p> <ul style="list-style-type: none"> <li>▪ 9: it indicates that the following word(s) are not to be stored to registers but are used by the SDK software.</li> <li>▪ YY: it indicates that YY amount of words follow.</li> <li>▪ XX: it is an increasing value and can be used for indexing by the software application. If YY &gt; 1, XX is not increased for the words that belong to the same value.</li> </ul> <p>One or more 32-bit words can represent one value.</p> |
| 4 | SWD mode               | One 32-bit word which is equal to 0x70000000. It prevents the JTAG from being enabled at the end of the Booter and the Booter does not enter the endless while (1) loop. Instead, it continues to rescan all peripherals in the development mode path.  |
| 5 | UART STX timeout value | One 32-bit word which is equal to 0x80XXXXXX. The XXXXXX is used to program the selected STX timeout in multiples of 100 μs. So, for example, 0x80000028 is 40 × 100 μs = 4 ms.   |
| 6 | SPI Clock value        | 0xA0000000<br>This value overwrites the default 2-MHz clock speed of the SPI boot path and sets it to 32 MHz.   |

| # | Command type                    | Description   |
|---|---------------------------------|---|
| 7 | SPI Flash wake-up timeout value | 0xBYYYYXXX<br>YYY = This value is used to program the selected SPI CS delay timeout (before CS toggle) in multiples of 50 $\mu$ s. So, 0xB0040000 is 4 x 50 $\mu$ s = 200 $\mu$ s.<br>XXXX = This value is used to program the selected SPI flash wake-up timeout (delay after wake-up command is sent) in multiples of 50 $\mu$ s. So, 0xB0000008 is 8 x 50 $\mu$ s = 400 $\mu$ s. |

The Booter stops processing the CS when it encounters an empty OTP value (0xFFFFFFFF). This way, no more processing time is spent to check the rest and it is possible to add new entries later, for example, to patch/update previous entries.

Table 36 shows an example describing the format of the configuration script.

Table 36: CS example

| Words | Even words | Odd words    | Description  |
|-------|------------|--------------|--|
| 0-1   | 0xA5A5A5A5 | 0x80000028   | Start command of the CS Script, followed by STX timeout value of 4 ms (40 x 100 $\mu$ s).    |
| 2-3   | <Address>  | <Value>      | Booter automatically writes the <Value> to the <Address>.                                    |
| 4-5   | 0x90000301 | <Value>      | Three calibration values stored during production testing. SDK should know what this is for. |
| 6-7   | <Value>    | <Value>      |  |
| 8-9   | <Address>  | <Value>      | Booter automatically write the <Value> to the <Address>.                                     |
| 10-11 | <Address>  | <Value>      | Booter automatically write the <Value> to <Address>.   |
| 12-13 | 0x90000402 | <Value1>     | Four calibration values stored during production testing. SDK should know what this is for.  |
| 14-15 | <Value2>   | <Value3>     | Calibration value stored during production testing. SDK should know what this is for.        |
| 16-17 | <Value4>   | 0x70000000   | Disable SWD  |
| 18-19 | 0xFFFFFFFF | (don't care) | Booter stops running the CS after an empty entry, so anything after this is "don't care".    |

## 4.5 BootROM Sequence

The booting process of the DA14533 is shown in Figure 12. The Booter is always executed when a POR or a Hardware Reset occurs, or the RESET\_ON\_WAKEUP feature is configured.

The booter starts executing with the RC32M clock, to speed up its execution. Then the Booter checks whether the system is in the Buck configuration or not. The configuration (Buck or Bypass) has been already decided by the hardware and should be readable by software at the ANA\_STATUS\_REG[BOOST\_SELECTED] bit field. To access the OTP, V<sub>BAT\_HIGH</sub> needs to be set at  $\geq 1.8$  V. After the OTP is operational, the Booter initializes the UART baud rate at 115.2 kHz, and the CS (Section 4.4.2) is enabled to be executed.

After the Configuration Script has been executed, the Booter has to decide whether the device is in Development or Normal mode by reading the two words indicated as application flags in the OTP. The OTP image is copied into RAM starting at address 0x0 by the Booter.

In Development mode, the "Boot from Specific" flag is evaluated. If the flag is programmed, new pin locations for booting from an external SPI slave to make DA14533 an SPI Master is set. The "Boot from Specific" flag addresses mostly the QFN package allowing for booting from a different pin configuration than the default one, so that the system can boot from an external Flash using Development mode. The details of the configuration are presented in Section 4.4.1. If this path is entered, the system always tries to boot from UART so that the SPI Flash can be updated if needed. Any of the three UART configurations specified in Table 37 can be selected by writing bits [31:24] at the "Boot specific config" field in the OTP header. If booting from SPI Flash fails, the Booter jumps back to the normal scan sequence of the peripheral devices.

If the "Boot from Specific" flag is not programmed, the system should continue with scanning the different serial interfaces to identify whether a device is connected to it. After OTP is disabled, seven steps as described in

Table 37 are performed. Before using the UART, the XTAL32M clock needs to be enabled. All the boot steps are protected by a timeout.




Figure 12. BootROM sequence

The one-wire UART boot capability is introduced due to the limited amount of GPIOs. Because the booting from UART protocol is a half-duplex, a single GPIO is used in DA14533 for the external UART. The protocol is the same as for a two-wire UART booting except that the Booter software needs to change the pin direction before sending or receiving information.

Table 37: Booting sequence steps

|          | Step 1: Boot from External SPI Master | Step 2: Boot from 1-wire UART (First Option) | Step 3: Boot from 1-wire UART (Second Option) | Step 4: Boot from 2-wire UART | Step 5: Boot from External SPI Slave | Step 6: Boot from I2C |
|----------|---------------------------------------|--|---|-------------------------------|--------------------------------------|-----------------------|
| P0_0/RST | MISO                                  |  |   | TX                            | MOSI                                 |                       |
| P0_1     | MOSI                                  |  |   | RX                            | SCS                                  |                       |
| P0_2     |                                       |  |   |                               |                                      |                       |
| P0_3     | SCS                                   |  | RXTX  |                               | MISO                                 | SDA                   |
| P0_4     | SCK                                   |  |   |                               | SCK                                  | SCL                   |
| P0_5     |                                       | RXTX (Default)                               |   |                               |                                      |                       |
| P0_7     |                                       |  |   |                               |                                      |                       |
| P0_8     |                                       |  |   |                               |                                      |                       |
| P0_10    |                                       |  |   |                               |                                      |                       |

If no bootable devices are found on any of the serial interfaces, the Booter can do two things, depending on what is stored in the CS. If the "Debugger disable" (0x70000000) command is stored there, the Booter starts scanning for peripherals again. Otherwise, it enters the endless loop with the debugger (JTAG) being enabled. The debugger is connected to P0\_10 in the WFFCQFN22 package.

After the BootROM sequence has completed, the default system clock is RC32M, regardless of which boot path has been chosen and all GPIOs are set back to their default reset values.



The software reset is the logical OR of a signal from the Cortex CPU (triggered by writing SCB->AIRCR = 0x05FA0004) and the SYS\_CTRL\_REG[SW\_RESET] bit. It is mainly used to reboot the system after the base address has been remapped.

Figure 13 shows the block diagram of the reset block.

Certain registers are reset by POR only, or by POR and the hardware reset signal but not by the software reset. These registers are listed in Table 38.

Table 38: Reset signals and registers

| Reset by POR only            | Reset by POR or hardware reset | Reset by POR, hardware reset, or software reset |
|------------------------------|--------------------------------|---|
| BANDGAP_REG                  | BLE_CNTL2_REG                  | The rest of the Register File                   |
| POR_PIN_REG                  | CLK_AMBA_REG[OTP_ENABLE]       |   |
| POR_TIMER_REG                | CLK_FREQ_TRIM_REG              |   |
| HWR_CTRL_REG                 | CLK_RADIO_REG                  |   |
| RESET_STAT_REG[PORESET_STAT] | CLK_CTRL_REG                   |   |
| PAD_LATCH_REG                | PMU_CTRL_REG                   |   |
| POWER_AON_CTARL_REG          | SYS_CTRL_REG                   |   |
| GP_DATA_REG                  | TRIM_CTRL_REG                  |   |
| TEST_VDD_REG                 | RAM_PWR_CTRL_REG               |   |
|                              | CLK_RC32K_REG                  |   |
|                              | CLK_XTAL32K_REG                |   |
|                              | CLK_RC32M_REG                  |   |
|                              | CLK_RCX_REG                    |   |
|                              | XTALRDY_CTRL_REG               |   |
|                              | XTAL32M_CTRL0_REG              |   |
|                              | PMU_SLEEP_REG                  |   |
|                              | POWER_CTRL_REG                 |   |
|                              | POWER_LEVEL_REG                |   |
|                              | DCDC_CTRL_REG                  |   |
|                              | RAM_LPMX_REG                   |   |
|                              | HIBERN_CTRL_REG                |   |
|                              | CLK_RTCDIV_REG                 |   |
|                              | RTC_CONTROL_REG                |   |
|                              | RTC_KEEP_RTC_REG               |   |
|                              | OTPC_*_REG                     |   |
|                              | QDEC_*_REG                     |   |
|                              | PULL_HW_BYPASS_REG             |   |
|                              | All RF calibration registers   |   |

### 5.2.2 POR Functionality

The POR functionality is available by two sources:

- RST Pad: the RST pad is always capable of producing a POR.
- GPIO Pin: a GPIO can be selected by the user application to act as a POR source.

The time needed for a GPIO pin selected for the POR to be active is stored in POR\_TIMER\_REG. The register field POR\_TIME is a 7-bit field which holds the time factor by which the total time for POR is calculated. The maximum value of the field is 0x7F. The total time for POR is calculated by the following formula:

$$\text{Total time} = \text{POR\_TIME} \times 4096 \times \text{RC32k clock period} \tag{1}$$

where RC32k clock period = 31.25 μs at 25 °C.

The maximum time for which a POR can be performed is ~16.2 seconds at 25 °C.

The RC32k clock frequency depends on temperature, so based on the temperature span of -10 °C to 50 °C, the clock frequency range is calculated to be 25 kHz to 39 kHz. Then,

$$T_{\text{PORcold}} = 13 \text{ s}$$

$$T_{\text{PORhot}} = 20.8 \text{ s}$$

#### 5.2.2.1 POR Timer Clock

The POR timer is clocked by the RC32k clock. If a software application disables the RC32k, the hardware takes care of enabling the RC32k clock when a POR source (the RST pad or a selected GPIO pin) is asserted. It should be noted that if the POR is generated from the RST pad, the RC32k operates with the reset (default) trimming value. If a GPIO pin is used as the POR source, the RC32k clock is trimmed. The timing difference between both cases is expected to be minor.

#### 5.2.2.2 RST Pad

The RST pad produces a hardware reset if the pin active time is less than the programmed value in the POR\_TIMER\_REG register or a POR if the pin active time is greater than or equal to that value. The reset pad is always Active High.

#### 5.2.2.3 POR from GPIO

When a GPIO is used as a POR source, the selected pin retains its capability to act as GPIO. The POR\_PIN\_REG[PIN\_SELECT] field holds the required GPIO pin number. If the value of the PIN\_SELECT field equals to 0, the POR triggered by GPIO functionality is disabled. The polarity of the pin can be configured by the POR\_PIN\_REG [POR\_POLARITY] bit, where 0 means Active Low and 1 means Active High.

### 5.2.3 POR Timing Diagram

The operation of the POR triggered by both the RST pad and a selected GPIO pin is depicted in [Figure 14](#).




Figure 14. POR timing diagram

### 5.2.4 POR Considerations

When a POR source (the RST pad or a selected GPIO pin) is asserted, the POR timer starts to count. When the POR source is released before the timer has expired, the POR timer is reset to 0. If a POR source is asserted while there is already an asserted POR, and the first POR is released after the second POR is asserted, and the total time of the two asserted sources is larger than or equal to the POR\_TIME, POR occurs.

It should also be noted that the POR timer triggered by the RST pad can only expire once. After the POR timer has expired, the RST pad has to be released so the timer can be reloaded. There is no such limitation when a GPIO is used as the POR source.

The POR\_PIN\_REG[PIN\_SELECT] field cannot survive any reset (POR, hardware reset, or software reset), therefore, users must take special care on setting up the GPIO POR source right after a reset. This also applies to the POR\_TIMER\_REG[POR\_TIME] field after a POR.

Be aware of that, if a GPIO is used as a POR source, the dynamic current of the system increases due to the dynamic current consumed by the RC32k oscillator. This increase is calculated to be from 100 nA to 120 nA and it is also present during sleep time period. POR from the RST pad does not add this dynamic current consumption.

## 5.3 Programming

To configure the functionality of triggering a POR by a GPIO pin:

1. Select a GPIO to be set as the POR source by programming POR\_PIN\_REG[POR\_PIN\_SELECT].
2. Set up the input polarity of the GPIO that causes POR by programming POR\_PIN\_REG[POR\_PIN\_POLARITY].
3. Configure the time for the POR to happen by programming POR\_TIMER\_REG[POR\_TIME]. The default time is around three seconds.

|  |
|--|
| <b>NOTE</b>  |
| To set up the time when the RST pad produces a POR, just set the POR_TIMER_REG register. |

## 6. Arm Cortex-M0+

### 6.1 Introduction

The Arm® Cortex®-M0+ processor is a 32-bit Reduced Instruction Set Computing (RISC) processor with a von Neumann architecture (single bus interface). It uses an instruction set called Thumb, which was first supported in the ARM7TDMI processor, but it also uses several newer instructions from the Armv6 architecture and a few instructions from the Thumb-2 technology. Thumb-2 technology extends the previous Thumb instruction set to allow all operations to be carried out in one CPU state. The instruction set in Thumb-2 includes both 16-bit and 32-bit instructions; most instructions generated by the C compiler use the 16-bit instructions, and the 32-bit instructions are used when the 16-bit version cannot carry out the required operations. This results in high code density and avoids the overhead of switching between two instruction sets.

In total, the Cortex-M0+ processor supports only 56 base instructions, although some instructions can have more than one form. Although the instruction set is small, the Cortex-M0+ processor is highly capable because the Thumb instruction set is highly optimized.

Academically, the Cortex-M0+ processor is classified as load-store architecture, as it has separate instructions for reading and writing to memory, and instructions for arithmetic or logical operations that use registers. It has a two-stage pipeline (fetch+predecode and decode+execute) as opposed to its predecessor (Cortex-M0) that has a three-stage pipeline (fetch, decode, and execute).

Figure 15 shows a simplified block diagram of the Cortex-M0+.




Figure 15. Arm Cortex-M0+ block diagram

#### Features

- Thumb instruction set: highly efficient, of high code density, and able to execute all Thumb and Thumb-2 instructions.
- High performance: up to 0.9 DMIPS/MHz (Dhrystone 2.1) with fast multiplier.
- Built-in Nested Vectored Interrupt Controller (NVIC): this makes interrupt configuration and coding of exception handlers easy. When an interrupt request is taken, the corresponding interrupt handler is executed automatically without the need to determine the exception vector in software.
- Interrupts can have four different programmable priority levels and the NVIC automatically handles nested interrupts.
- The design is configured to respond to exceptions (for example, interrupts) as soon as possible (minimum 15 clock cycles).
- Non maskable interrupt (NMI) input for safety critical systems.

- Easy to use and C friendly. There are only two modes, Thread mode and Handler mode. The whole application, including exception handlers, can be written in C without any assemblers.
- Built-in System Tick timer for OS support. A 24-bit timer with a dedicated exception type is included in the architecture, which the OS can use as a tick timer or as a general timer in other applications without an OS.
- SuperVisor Call (SVC) instruction with a dedicated SVC exception and Pendable SuperVisor service (PendSV) to support various operations in an embedded OS.
- Architecturally defined sleep modes and instructions to enter sleep. The sleep features allow power consumption to be reduced dramatically. Defining sleep modes as an architectural feature makes porting of software easier because the sleep modes are entered by specific instructions rather than implementation defined control registers.
- Fault handling exception to catch various sources of errors in the system.
- Support for 21 interrupts.
- Little endian memory support.
- Wake-up Interrupt Controller (WIC) to allow the processor to be powered down during sleep, while interrupt sources are still allowed to wake up the system.
- Halt mode debug allows the processor activity to stop completely so that register values can be accessed and modified. No overhead in code size and stack memory size.
- CoreSight technology allows memories and peripherals to be accessed from the debugger without halting the processor.
- Supports Serial Wire Debug (SWD) connections. The SWD protocol can handle the same debug features as the JTAG, but it only requires two wires and is already supported by a number of debug solutions from various tools vendors.
- Four (4) hardware breakpoints and two (2) watch points.
- Breakpoint instruction support for an unlimited number of software breakpoints.
- The programmer's model is similar to the ARM7TDMI processor. Most existing Thumb code for the ARM7TDMI processor can be reused. This also makes it easy for ARM7TDMI users, as there is no need to learn a new instruction set.

## 6.2 Architecture

### 6.2.1 Interrupts

This section lists all 21 interrupt lines, except the NMI interrupt, and describes their sources and functionality. [Table 39](#) shows the overview of the interrupts.

**Table 39: Interrupt list**

| IRQ number (inherent priority) | IRQ name           | Description  |
|--------------------------------|--------------------|--|
| 0                              | BLE_WAKEUP_LP_IRQn | Wake up the system from Low Power (Extended Sleep) interrupt from Bluetooth LE.  |
| 1                              | BLE_GEN_IRQn       | Bluetooth LE Interrupt. Sources: <ul style="list-style-type: none"> <li>■ BLE_FINETGTIM_IRQn: Fine Target Timer interrupt generated when Fine Target timer expires. The timer resolution is 625 <math>\mu</math>s base time reference.</li> <li>■ BLE_GROSSTGTIM_IRQn: Gross Target Timer interrupt generated when Gross Target timer expired. The timer resolution is 16 times 625 <math>\mu</math>s base time reference.</li> <li>■ BLE_CSCNT_IRQn: 625 <math>\mu</math>s base time reference interrupt, available in active modes.</li> <li>■ BLE_SLP_IRQn: End of Sleep mode interrupt.</li> <li>■ BLE_ERROR_IRQn: Error interrupt, generated when undesired behavior or bad programming occurs in the Bluetooth LE Core.</li> </ul> |

| IRQ number (inherent priority) | IRQ name         | Description  |
|--------------------------------|------------------|--|
|                                |                  | <ul style="list-style-type: none"> <li>▪ BLE_RX_IRQn: Receipt interrupt at the end of each received packets.</li> <li>▪ BLE_EVENT_IRQn: End of Advertising/Scanning/Connection events interrupt.</li> <li>▪ BLE_CRYPT_IRQn: Encryption/Decryption interrupt, generated when AES and/or CCM processing is finished.</li> <li>▪ BLE_SW_IRQn: Software triggered interrupt, generated on software request.</li> </ul> |
| 2                              | UART_IRQn        | UART interrupt.  |
| 3                              | UART2_IRQn       | UART2 interrupt.   |
| 4                              | I2C_IRQn         | I2C interrupt.   |
| 5                              | SPI_IRQn         | SPI interrupt.   |
| 6                              | ADC_IRQn         | Analog-Digital Converter interrupt.  |
| 7                              | KEYBRD_IRQn      | Keyboard interrupt.  |
| 8                              | BLE_RF_DIAG_IRQn | Baseband or Radio Diagnostics Interrupt. Triggered by internal events of the Radio or Baseband selected by the BLE_RF_DIAGIRQ_REG. For Debug purposes only.  |
| 9                              | RF_CAL_IRQn      | RF Calibration Interrupt.  |
| 10                             | GPIO0_IRQn       | GPIO interrupt through debounce.   |
| 11                             | GPIO1_IRQn       | GPIO interrupt through debounce.   |
| 12                             | GPIO2_IRQn       | GPIO interrupt through debounce.   |
| 13                             | GPIO3_IRQn       | GPIO interrupt through debounce.   |
| 14                             | GPIO4_IRQn       | GPIO interrupt through debounce.   |
| 15                             | SWTIM_IRQn       | Timer0/2 interrupt.  |
| 16                             | WKUP_QUADEC_IRQn | Combines the Wake-up Capture Timer interrupt, the GPIO interrupt, and the QuadDecoder interrupt.   |
| 17                             | TIM1_IRQn        | Timer1 interrupt.  |
| 18                             | RTC_IRQn         | Real Time Clock interrupt.   |
| 19                             | DMA_IRQn         | DMA interrupt.   |
| 20                             | XTAL32RDY_IRQn   | XTAL32M settling ready interrupt.  |

Interrupt priorities are programmable by the Arm Cortex-M0+. The lower the priority number, the higher the priority level. The priority level is stored in a byte-wide register, which is set to 0x0 at reset. Interrupts with the same priority level follow a fixed priority order using the interrupt number listed in [Table 39](#) (a lower interrupt number has a higher priority level).

To access the Cortex-M0+ NVIC registers, the Cortex Microcontroller Software Interface Standard (CMSIS) functions can be used. The input parameter IRQn of the CMSIS NVIC access functions is the IRQ number. This can be the IRQ number or (more conveniently) the corresponding IRQ name listed in [Table 39](#). For example, the corresponding interrupt handler name in the vector table for IRQ#15 is SPI\_Handler. For more information on the Arm Cortex-M0+ interrupts and the corresponding CMSIS functions, see [Section 4.2 Nested Vectored Interrupt Controller](#) in the *Cortex-M0+ Devices Generic User Guide*.

The Watchdog interrupt is connected to the NMI input of the processor.

### 6.2.2 System Timer (SysTick)

The Cortex-M0+ System Timer (SysTick) can be configured for using two different clocks. The SysTick Control and Status (STCSR) register specifies which clock should be used by the counter.

- STCSR[CLKSOURCE] = 0: use the (fixed) external reference clock STCLKEN of 1 MHz.
- STCSR[CLKSOURCE] = 1: use the (HCLK\_DIV dependent) processor clock SCLK (for example, 2, 4, 8, or 16 MHz).

The default SysTick Timer configuration uses the (fixed) external reference clock STCLKEN (STCSR[CLKSOURCE] = 0). When necessary, higher clock frequencies can be used with STCSR[CLKSOURCE] = 1, but the software should take the HCLK\_DIV dependent core clock SCLK into account about the timing.

### 6.2.3 Wake-up Interrupt Controller

The Wake-up Interrupt Controller (WIC) is a peripheral that can detect an interrupt and wake the processor from Extended Sleep mode. The WIC is enabled only when the SLEEPDEEP bit in the system control register is set to 1 (see *System Control Register* in the *Cortex-M0+ Technical Reference Manual*).

The WIC is not programmable and does not have any registers or user interface. It operates entirely from hardware signals. When the WIC is enabled and the processor enters Extended Sleep mode, the power management unit in the system can power down most of the Cortex-M0+ processor. This has the side effect of stopping the SysTick timer. When the WIC receives an interrupt, it takes a number of clock cycles to wake up the processor and restore its state before it can process the interrupt. This means the interrupt latency is increased in Extended Sleep mode.

## 6.3 Programming

For more information on the Arm Cortex-M0+, see the documents in [Table 40](#).

**Table 40: Arm documents list**

|   | Document title                              | Arm document number                                       |
|---|---|---|
| 1 | Cortex-M0+ Devices Generic User Guide       | Arm DUI 0662B (available on the website)                  |
| 2 | Cortex-M0+ Technical Reference Manual, r0p1 | Arm DDI 0484C (available on the website)                  |
| 3 | Armv6-M Architecture Reference Manual       | Arm DDI 0419C (can be downloaded by registered customers) |

## 7. AMBA Bus

### 7.1 Introduction

The DA14533 is based on the AMBA 2.0 AHB and APB components. The AHB is an AMBA Lite version which requires a single master on the system, but there is arbitration between the Arm Cortex-M0+ CPU and the Direct Memory Access (DMA) engine. There are two APB bridges, one for APB16 and the other for APB32, implementing three different decoded slaves which are grouped according to the power domain structure of the chip.

Figure 16 shows the AMBA bus organization.




Figure 16. AMBA bus architecture and power domains

### 7.2 Architecture

Because DA14533 consists of several different power domains that are digitally controlled and can be shut down completely, various slave resources, especially on the APB bus, are grouped together to reduce signal isolation requirements. On the AHB Lite bus, the CPU or the DMA can be the master, while OTP, Bluetooth® LE Core, Memory and ROM controllers are slaves.

The Always On power domain (PD\_AON) contains only the clock-less wake-up controller and the start-up hardware FSM responsible for the activation of the power devices within the system.

The sleep power domain (PD\_SLP) contains the clock tree, the Bluetooth® LE Timer, the Clocked Wake-up Controller, and the Quadrature Decoder. These blocks are supposed to trigger or to capture wake-up events while the system is in any of the clocked sleep modes.

The timers power domain (PD\_TIM) contains special purpose timers that might or might not be crucial for an application: a full featured Real Time Clock (RTC) engine and Timer1. The registers of these blocks are 32-bit wide, hence they are connected to the APB32 bus.

The APB16 bus connects to the radio power domain (PD\_RAD), which consists of the Radio control unit and the Bluetooth® LE controller, and to the peripheral blocks which are all part of the same power domain as the CPU (PD\_SYS).

## 7.3 Programming

Because the AMBA Bus only acknowledges a single master at a time, a programmable arbitration is implemented to decide whether the Arm Cortex-M0+ or the DMA is the master. The priority can be configured in the GP\_CONTROL\_REG[CPU\_DMA\_BUS\_PRIO] with the CPU having the highest priority by default.

## 8. Memory Map

Table 41: Memory map

| Address                  | Description   | Power domain |
|--------------------------|---|--------------|
| 0x00000000<br>0x04000000 | <b>Boot/BLE ROM/OTP/RAM</b><br>Remapped address space based on SYS_CTRL_REG[REMAP_ADR0].  |              |
| 0x04000000<br>0x07F00000 | <b>RESERVED</b>   |              |
| 0x07F00000<br>0x07F28000 | <b>Boot/BLE ROM</b><br>Contains Boot ROM code and Bluetooth LE protocol related code.   |              |
| 0x07F28000<br>0x07F40000 | <b>RESERVED</b>   |              |
| 0x07F40000<br>0x07F40100 | <b>OTP-Regs</b><br>Contains the control registers of the OTP Subsystem.   | PD_SYS       |
| 0x07F40100<br>0x07F80000 | <b>RESERVED</b>   |              |
| 0x07F80000<br>0x07F83000 | <b>OTP</b><br>Contains the OTP cell actual memory space.  |              |
| 0x07F83000<br>0x07FC0000 | <b>RESERVED</b>   |              |
| 0x07FC0000<br>0x07FD0000 | <b>System RAM</b><br>64 kB. Contains application code, data for the application, stack, and heap.<br>SysRAM1 (32 kB): 0x07FC0000 to 0x07FC7FFF<br>SysRAM2 (32 kB): 0x07FC8000 to 0x07FCFFFF |              |
| 0x07FD0000<br>0x40000000 | <b>RESERVED</b>   |              |
| 0x40000000<br>0x40001000 | <b>AHB/BLE-Regs</b><br>Contains the control registers of the BLE Link Layer Processor.  | PD_RAD       |
| 0x40001000<br>0x40004000 | <b>AHB/Radio</b>  | PD_RAD       |
| 0x40004000<br>0x50000000 | <b>RESERVED</b>   |              |
| 0x50000000<br>0x50000100 | <b>APB16/PMU-CRG</b><br>Contains the control registers of the Power Management Unit and the Clock Generator.  | PD_SLP       |
| 0x50000100<br>0x50000200 | <b>APB16/Wake-up</b><br>Contains the registers of the clocked and clock-less wake up controllers.   | PD_SLP       |
| 0x50000200<br>0x50000300 | <b>APB16/Quadrature Decoder</b><br>Contains Logic that implements a step counter for X and Y axis from a rotary encoder.  | PD_SLP       |
| 0x50000300<br>0x50001000 | <b>RESERVED</b>   |              |
| 0x50001000<br>0x50001100 | <b>APB16/UART</b><br>Contains the control registers of the UART.  | PD_SYS       |
| 0x50001100<br>0x50001200 | <b>APB16/UART2</b><br>Contains the control registers of the UART2.  | PD_SYS       |

## Bluetooth 5.3 SoC for Automotive Applications

| Address                  | Description  | Power domain |
|--------------------------|--|--------------|
| 0x50001200<br>0x50001300 | <b>APB16/SPI</b><br>Contains the control registers of the SPI interface.         | PD_SYS       |
| 0x50001300<br>0x50001400 | <b>APB16/I2C</b><br>Contains the control registers of the I2C interface.         | PD_SYS       |
| 0x50001400<br>0x50001500 | <b>APB16/Kbrd</b><br>Contains the registers of the Keyboard controller.          | PD_SYS       |
| 0x50001500<br>0x50001600 | <b>APB16/ADC</b><br>Contains the registers of the 4-channel ADC.                 | PD_SYS       |
| 0x50001600<br>0x50001700 | <b>APB16/AnaMisc</b><br>Contains registers for various analog blocks.            | PD_SYS       |
| 0x50001700<br>0x50003000 | <b>RESERVED</b>  |              |
| 0x50003000<br>0x50003100 | <b>APB16/Ports</b><br>Contains the mode and direction registers of the GPIOs.    | PD_SYS       |
| 0x50003100<br>0x50003200 | <b>APB16/Watchdog</b><br>Contains the control registers of the Watchdog timer.   | PD_SYS       |
| 0x50003200<br>0x50003300 | <b>APB16/Version</b><br>Contains the version/revision of the chip.               | PD_SYS       |
| 0x50003300<br>0x50003400 | <b>APB16/Gen Purpose</b><br>Contains general purpose control registers.          | PD_SYS       |
| 0x50003400<br>0x50003500 | <b>APB16/Timer</b><br>Contains the control registers of Timer0 and Timer2.       | PD_SYS       |
| 0x50003500<br>0x50003600 | <b>APB16/RF Monitor</b><br>Contains the control registers of the RFMON.          | PD_SYS       |
| 0x50003600<br>0x50003700 | <b>APB16/DMA</b><br>Contains the control registers of the DMA.                   | PD_SYS       |
| 0x50003700<br>0x50004000 | <b>RESERVED</b>  |              |
| 0x50004000<br>0x50004100 | <b>APB32/Timer1</b><br>Contains the control registers of Timer1.                 | PD_TIM       |
| 0x50004100<br>0x50004200 | <b>APB32/RTC</b><br>Contains the control registers of the Real Time Clock.       | PD_TIM       |
| 0x50004200<br>0xE0000000 | <b>RESERVED</b>  |              |
| 0xE0000000<br>0xE0100000 | <b>Internal Private Bus</b><br>Contains various registers of the Arm Cortex-M0+. | PD_SYS       |

## 9. Memory Controller

### 9.1 Introduction

The Memory Controller of the DA14533 is responsible for the interface between the memory cells and the masters of the system that request access. It comprises two arbiters which use a fixed priority level scheme to allow parallelization among the three main masters of the RAM. The memory controller also provides the actual physical sequence of the RAM cells in a continuous memory space to enable the activation of the required amount of SysRAM only to save power.

Figure 17 shows the block diagram.

#### Features

- Two different RAM cells with retention capability (2 x 32 kB)
- Arbitration among the AHB masters (CPU or DMAs), OTP, and the Bluetooth LE core
- Transparently interfaces the AHB buses to memory signaling
- Fixed arbitration algorithm with time sharing.




Figure 17. Memory controller block diagram

### 9.2 Architecture

The Memory Controller contains two arbiters that connect to the following buses via a Mux-Demux:

- Bluetooth® LE Mem I/F: this is a memory interface directly from the Bluetooth® 5.3 Core to the RAM used as an exchange memory (TX/RX descriptors and others). This interface always operates at 16 MHz.
- System Mem I/F: This is a memory interface directly from the OTP memory to the RAM used for copying data after powerup/wake-up.

#### 9.2.1 Arbitration

Arbitration is a mixture of the highest priority and a fair use policy. If more than one master request access to cells which reside under the same arbiter, time division is employed. This is to make sure none of the buses can stall the others for a long period. The OTP and Bluetooth® LE accesses are handled as very critical and therefore they have the highest priority.

# 10. Clock Generation

## 10.1 Clock Tree

Figure 18 shows the generation of the system's clocks in detail.




Figure 18. Clock tree diagram

Figure 18 shows the possible clock sources as well as all different divisions and multiplexing paths towards the generation of each block's clock. Furthermore, the required DIV registers that have to be programmed are also shown in Figure 18.

Internal clock sources of the DA14533 are the RC32M, RC32K/512K, and RCX oscillators. External clock sources of DA14533 are the 32 MHz crystal oscillator (the pins XTAL32Mp and XTAL32Mm), the 32.768 kHz

crystal oscillator (the pins XTAL32kp and XTAL32km mapped on P0\_3 and P0\_4, respectively), or an external digital clock (the pin P0\_3).

There are two main clock lines which are of interest:

- `lp_clk`: this is the low power clock used for sleep modes and can only be either the RCX, the RC32K, the XTAL32K, or an externally supplied digital clock.
- `sys_clk`: this is the system clock used for the AMBA clock (`hclk`), which runs the CPU, the memories, and the bus. This clock source can be one of the oscillators or an externally supplied digital clock.

The clock names shown in [Figure 18](#) are explained in [Table 42](#).

**Table 42: Generated clocks description**

| Clock name                          | Description   |
|-------------------------------------|---|
| <code>wakeupct_clk</code>           | Clocked wake-up controller clock.   |
| <code>apb_clk</code>                | AMBA APB interface clock.   |
| <code>otp_clk</code>                | OTP controller clock.   |
| <code>hclk</code>                   | AMBA AHB interface clock.   |
| <code>ble_hclk</code>               | AMBA AHB clock for the Bluetooth® LE core.  |
| <code>wdog_clk</code>               | Watchdog clock.   |
| <code>pmu_rc_clk</code>             | Clock for the PMU and analog start-up FSM.  |
| <code>icp_clk_512_c (512KHz)</code> | Clock for the Charge pump in the LDO_CORE.  |
| <code>gen_por_timer</code>          | Clock for the POR_FORCE Timer.  |
| <code>spi_clk</code>                | Clock for the SPI controller. This clock is further divided by 2, 4, 8, or 14 as defined by <code>SPI_CTRL_REG[SPI_CLK]</code> .              |
| <code>spi_fast_clk</code>           | Fast 32 MHz clock for the SPI controller.   |
| <code>i2c_clk</code>                | Clock for the I2C controller. This clock is further divided to provide 100 kHz or 400 kHz as defined by <code>I2C_CON_REG[I2C_SPEED]</code> . |
| <code>uart_clk</code>               | Clock for the UART.   |
| <code>uart2_clk</code>              | Clock for the UART2.  |
| <code>quad_clk</code>               | Clock for the quadrature decoders.  |
| <code>rfcu_clk</code>               | Clock for the RF control unit of the Radio.   |
| <code>tmr0_clk, tmr2_clk</code>     | Timer0/2 clocks.  |
| <code>tmr1_clk</code>               | Timer1 clock.   |
| <code>tmr0_on_clk</code>            | Timer0 ON counter clock.  |
| <code>rtc_clk</code>                | Clock for Real Time Clock (RTC).  |
| <code>gp_adc_clk</code>             | General Purpose ADC conversion clock.   |
| <code>ble_crypt_clk</code>          | Clock for the Crypto block of the Bluetooth® LE core.   |
| <code>ble_master1_clk</code>        | Internal clock for the Bluetooth® LE core.  |
| <code>ble_master2_clk</code>        | Internal clock for the Bluetooth® LE core.  |
| <code>arb_clk</code>                | Clock for the memory controller arbiter.  |
| <code>ble_lp_clk</code>             | Bluetooth® LE core low power clock.   |
| <code>pll</code>                    | PLL clock.  |

### 10.1.1 General Clock Constraints

There are certain constraints on various clocks regarding their frequency relations or the effectiveness. This section summarizes these rules:

- The minimum of the AMBA clock (hclk) should be 8 MHz when Bluetooth® LE is utilized. This is also the clock of the Cortex CPU and ensures the required MIPS for handling the Bluetooth® LE Protocol.
- The AMBA clock (hclk) should always be greater or equal to the ble\_\*\_clks. This is required for the proper operation of the Bluetooth® LE protocol. For example, hclk at 16 MHz and Bluetooth® LE clocks at 8 MHz is an acceptable combination but not the other way around.

## 10.2 Crystal Oscillators

The Digital Controlled XTAL Oscillators (DXCO) are designed for low power consumption and high stability. There are two such crystal oscillators in the system, one at 32 MHz (XTAL32M) and the other at 32.768 kHz (XTAL32K). The XTAL32K has no trimming capabilities and is used as the clock of the Deep Sleep/Extended Sleep modes. The XTAL32M can be trimmed.

The principal schematic of the two oscillators is shown in Figure 19. No external components to DA14533 are required other than the crystal itself. If the crystal has a case connection, it is advised to connect the case to ground.




Figure 19. Crystal oscillator circuits

### 10.2.1 Frequency Control (32 MHz Crystal)

The 8-bit register CLK\_FREQ\_TRIM\_REG controls the trimming of the 32 MHz crystal oscillator. The frequency is trimmed by two on-chip variable capacitor banks. Both capacitor banks are controlled by the same register.

The capacitance of both variable capacitor banks varies from the minimum to the maximum value in 256 equal steps. With CLK\_FREQ\_TRIM\_REG[XTAL32M\_TRIM] = 0x00, the minimum capacitance and thus the maximum frequency are selected. With CLK\_FREQ\_TRIM\_REG[XTAL32M\_TRIM] = 0xFF, the maximum capacitance and thus the minimum frequency are selected.

The five least significant bits of CLK\_FREQ\_TRIM\_REG register (XTAL32M\_TRIM<4:0>) directly control five binary weighted capacitors (Figure 20). The three most significant bits of CLK\_FREQ\_TRIM\_REG register (XTAL32M\_TRIM<7:5>) are binary to the thermometer decoded. Each of the seven outputs of the decoder controls a capacitor, of which the value is 32 times the value of the smallest capacitor.




Figure 20. XTAL32MHz oscillator frequency trimming

### 10.2.2 Automated Trimming and Settling Notification

There is provision in DA14533 for automating the actual trimming of the 32 MHz crystal oscillator. This is a special hardware block that realizes the XTAL trimming in a single step. Notification about the XTAL oscillator being settled after applying the trim value is also provided in form of an interrupt, namely, the XTAL32RDY\_IRQn line. The automated mechanism for applying the trim value and signaling that the oscillator is settled is described in Figure 21.

The XTAL32RDY\_IRQn is always triggered as soon as an internal counter reaches the value programmed at XTALRDY\_CTRL\_REG. This counter runs on the RC32M clock if the system is powering up, or on a selected low power clock if the system is waking up. The enabling of the XTAL32M is always done by hardware. There are two sections until the interrupt notifies the software that the XTAL32M can be used:

- The start-up section, where the XTAL32M oscillator is slowly converging towards the initial frequency of the crystal. This section ends with the application of the trim value to achieve a <50 ppm, 32 MHz clock.
- The settling section, where the XTAL32M oscillator settles to the preferred frequency after the application of the trim value which is done automatically by hardware.

There are two ways of deciding when the start-up section ends and when the trim values are supposed to be applied. This decision is controlled by TRIM\_CTRL\_REG[XTAL\_TRIM\_SELECT] bit field:

- **Counter mode:** trim value stored in the CLK\_FREQ\_REG is applied as soon as an internal counter reaches the value XTAL\_COUNT\_N-1. This is the default mode.
- **Current mode:** trim value is applied as soon as the current drops.

The different modes are shown in Figure 21.




Figure 21. Automated mechanism for XTAL32M trim and settling

In both modes mentioned above, trimming is done by hardware. In the current mode, upon assertion of XTAL32M\_TRIM\_READY, the interrupt counter value is stored in a shadow register XTALRDY\_STAT\_REG to enable software understanding when the start-up section is finished.

The settling section usually takes no more than five to 10 clock cycles. Using the explanation above, fine tuning and reducing the XTAL32M latency is feasible. One feature of the XTAL32\_CLK\_CNT is that it asserts an observable signal (SYS\_STAT\_REG[XTAL32\_SETTLE\_READY]) as soon as the counter reaches a pre-defined

threshold programmed at TRIM\_CTRL\_REG[XTAL\_SETTLE\_N]. This allows the software to have an indication of the status of the clock by adjusting the threshold accordingly.

### 10.3 RC Oscillators

There are three RC oscillators in DA14533:

- One providing 32 MHz (RC32M)
- One providing 32 kHz and 512 kHz (RC32K/512K)
- One providing a frequency of 15 kHz (RCX).

The RC32M is powered by  $V_{BAT\_LOW}$  which is available during Active or Sleep mode. The output clock is slower than 32 MHz if untrimmed and it is used to clock the CPU and the digital part of the chip during powerup or wake-up, while the XTAL32M oscillator is settling.

The simple RC oscillator (RC32K/512K) operates on VDD and provides 32 kHz or 512 kHz. The main usage of the RC32K/512K oscillator is for internal clocking during powerup or start-up. It clocks the hardware FSM which brings up the power management system of the chip. In the powerup or start-up sequence, the clock dynamically changes from 32 kHz to 512 kHz to speed up the sequence. The enhanced RC oscillator (RCX) provides a stable 15 kHz frequency and operates on  $V_{BAT\_LOW}$  which is available during Active or Sleep mode.

The RCX oscillator can be used to replace the 32.768 kHz crystal, because it has a precision of < 500 ppm, while its output frequency needs to be recalibrated over temperature.

Using the RCX requires the following registers to be set:

- Set GP\_DATA\_REG = 0x20 after the system wakes up.
- RCX calibration (the calibration is optional, see Section 10.3.1 for the RCX calibration).
- Go to sleep: set GP\_DATA\_REG = 0x40 after the sleep procedure is handled.

The procedure is also implemented as a part of the SDK.

#### 10.3.1 Frequency Calibration

The output frequency of the 32 kHz crystal oscillator and the three RC-oscillators can be measured relative to the 32/2 (16) MHz crystal oscillator using the on-chip reference counter.

The measurement procedure is as follows:

1. REF\_CNT\_VAL = N (the larger number N is, the more accurate and longer the calibration is).
2. CLK\_REF\_SEL\_REG = 0x0000 (RC32K) or  
CLK\_REF\_SEL\_REG = 0x0001 (RC32M) or  
CLK\_REF\_SEL\_REG = 0x0002 (XTAL32K) or  
CLK\_REF\_SEL\_REG = 0x0003 (RCX)
3. Start the calibration: CLK\_REF\_SEL\_REG[REF\_CAL\_START] = 1.
4. Wait until CLK\_REF\_SEL\_REG[REF\_CAL\_START] = 0.
5. Read CLK\_REF\_VAL\_H\_REG and CLK\_REF\_VAL\_L\_REG = M (32-bit values).
6. Frequency = (N/M) × 32/2 MHz.

If the RCX is used as a sleep clock, the frequency calibration should be implemented on each active time of a connection interval to guarantee a correct operation.

## 11. OTP Controller

### 11.1 Introduction

The OTP controller realizes all functions of the OTP macro cell in an automated and transparent way. The controller facilitates all data transfers (reading and programming), comprises a DMA engine, which connects to the AHB bus as a master, and has the highest priority to copy code from OTP into SysRAM in mirrored mode. The block diagram is shown in [Figure 22](#).

#### Features

- Implements all timing constraints for any access to the physical OTP cell.
- Automatic single Error Code Correction (ECC) – 6 bits (implemented in the OTP cell).
- 32-bit read in a single read access from the OTP cell.
- Single word buffer for programming. No burst programming supported.
- Empty words are 0xFFFFFFFF. Zeros are programmed per 32-bit word.
- Embedded DMA engine for fast mirroring of the OTP contents into the SysRAM.
- Embedded DMA supports reading in bursts of 4×32-bit words.
- Transparent random address access to the OTP memory cells through the AHB slave memory interface.
- Hardwired handshaking with the PMU to realize the mirroring procedure.




Figure 22. OTP controller block diagram

### 11.2 Architecture

The OTP controller block includes the OTP macro cell and pure digital logic implementing the controlling functions. The OTP memory communicates with the controller through a proprietary interface.

The internal organization of the OTP cell is 32-bit data and 6-bit ECC for each of the 3072 addressable positions. The six bits of the ECC are only accessible within the OTP cell. The ECC is generated by the OTP cell during programming and is used again by the OTP cell in a transparent way during reading.

The AHB master interface is controlled by a DMA engine with an internal FIFO of eight 32-bit words. The DMA engine supports AHB reads and writes. The AHB address, where memory access should begin, is programmed into the DMA engine at `OTPC_AHBADR_REG[OTPC_AHBADR]`. The number of the 32-bit words of a transfer minus 1 must be specified in `OTPC_NWORDS_REG[OTP_NWORDS]`.

The DMA engine internally supports the following burst types:

- Eight words incremental burst (INCR8).
- Four words incremental burst (INCR4).
- Unspecified incremental burst (INCR) with a length different from 1, 4, or 8.

- Single word access (SINGLE).

The slave block combines two AHB slave interfaces: one is for the registers and can be read from/written to, and the other is for the contents of the OTP memory and is read-only.

The OTP controller configures the OTP cell to be in one of the following modes:

- **Deep Stand-by mode (DSTBY).** In this mode, the required power supplies are applied to the OTP cell, while the internal LDO of the OTP cell is inactive.
- **Stand-by mode (STBY).** In this mode, the OTP cell is disabled by deactivating the chip select signal. The OTP cell is powered and the internal LDO is enabled. The power consumption of the OTP cell in this mode is not the minimum possible but is less than in an active mode (RD, PROG, PVFY, RINI, AREAD). This is the state from which any active mode of operation can be transitioned into with the least delay.
- **Read mode (RD).** When this mode is used, the contents of the OTP cell can be read at the respective AHB address space. This mode can also be used to execute software in place (XIP). A read request is translated by the OTP controller into the corresponding control sequence for the OTP cell to retrieve the requested data.
- **Programming mode (PROG).** The PROG mode provides the functionality to program a 32-bit word into an OTP position. The OTP cell expands the 32-bit word by calculating and automatically appending a 6-bit checksum (ECC). Note that there is no way to access these extra six bits of the ECC information. Programming is performed only for bits equal to 0. Bits equal to 1 are bypassed to save programming time. Because the ECC value is unknown to the controller, there are always six extra programming pulses applied to the ECC bits. Programming is done by issuing a programming request stored in the Programming Buffer (PBUF). The PBUF consists of two configuration registers storing the 32-bit data value and the 13-bit address in the OTP cell where the value should be programmed. A new request can only be stored in the PBUF when the previous is served. A status bit indicates whether this has already been done, therefore programming should be monitored by software before a new programming request is issued.
- **Programming Verification mode (PVFY).** The PVFY mode forces the OTP cell to enter a special margin read mode. This mode is used to verify the content of the OTP positions that have been programmed using the PROG mode and to verify that the programmed data is retrieved correctly under all corner cases. When this mode is used, the contents of the OTP cell can be read at the respective AHB address space. The CPU must read all OTP positions that have been programmed by accessing the corresponding addresses and verify that all the retrieved words are equal to the expected values.
- **Read Initial State mode (RINI).** The RINI mode implements a production test of the initial margin read, which should be performed in the OTP cell, before the first programming is applied. This test verifies that the OTP cell is empty (all the bits are equal to 1). The OTP controller sends the required control sequence to the OTP cell to enable the test mode. Then the CPU should read all the content of the OTP cell at the respective AHB address space and verify that all the retrieved words are equal to 0xFFFFFFFF. The RINI mode should be used after the PROG mode to verify the content of the OTP positions that have been programmed and specify the bits that remain unprogrammed. This verification is required to ensure that the programming process has not affected the unprogrammed bits. This specific read mode is a margin read, which means that it is not an equivalent to the normal read and should only be used for the purpose of verification.
- **Automatic Read mode (AREAD).** This mode is used to mirror large parts of the OTP cell into RAM through the AHB master interface and the integrated DMA controller.

Transitioning from one mode to another automatically steps through the STBY mode.

### 11.2.1 OTP Accessing Considerations

Accesses to the OTP memory (read/write) can only be performed at certain voltage ranges. You are responsible for meeting these conditions while accessing the OTP. The recommended operation conditions of the OTP memory can be found under the Recommended Operating Conditions section.

## 11.3 Programming

To configure the OTP controller:

1. Enable clock for OTP controller by setting the CLK\_AMBA\_REG[OTP\_ENABLE] bit.
2. Put the OTP in STBY mode (OTPC\_MODE\_REG[OTPC\_MODE\_MODE] = 0x1).
3. Wait for OTP mode to change (OTPC\_STAT\_REG[OTPC\_STAT\_MRDY] = 1).

4. Set OTP speed by writing OTPC\_TIM1\_REG and OTPC\_TIM2\_REG if system clock speed is to be reduced. These numbers basically generate asynchronous timing signals towards the OTP cell that comply to the default internal 16 MHz bus speed.
5. Perform an OTP access:
  - a. Programming:
    - i. Set up OTP write mode (OTPC\_MODE\_REG[OTPC\_MODE\_MODE] = 0x3).
    - ii. Wait for OTP mode to change (OTPC\_STAT\_REG[OTPC\_STAT\_MRDY] = 1).
    - iii. Check OTPC\_STAT\_REG[OTPC\_STAT\_PBUF\_EMPTY] = 1.
    - iv. Write the data to be programmed to OTPC\_PWORD\_REG.
    - v. Write the address to which the data is to be programmed to OTPC\_PADDR\_REG.
    - vi. Wait until the programming is finished (OTPC\_STAT\_REG[OTPC\_STAT\_PRDY] = 1).
    - vii. Switch to OTP verify mode (OTPC\_MODE\_REG[OTPC\_MODE\_MODE] = 0x4).
    - viii. Wait for OTP mode to change (OTPC\_STAT\_REG[OTPC\_STAT\_MRDY] = 1).
    - ix. Read back and compare the data written.
    - x. Put the OTP in STBY mode (OTPC\_MODE\_REG[OTPC\_MODE\_MODE] = 0x1).
    - xi. Wait for OTP mode to change (OTPC\_STAT\_REG[OTPC\_STAT\_MRDY] = 1).
  - b. Reading:
    - i. Set up OTP read mode (OTPC\_MODE\_REG[OTPC\_MODE\_MODE] = 0x2).
    - ii. Wait for OTP mode to change (OTPC\_STAT\_REG[OTPC\_STAT\_MRDY] = 1).
    - iii. Read OTP word.
    - iv. Put the OTP in STBY mode (OTPC\_MODE\_REG[OTPC\_MODE\_MODE] = 0x1).
    - v. Wait for OTP mode to change (OTPC\_STAT\_REG[OTPC\_STAT\_MRDY] = 1).

## 12. DMA Controller

### 12.1 Introduction

The 4-channel direct memory access (DMA) controller transfers data of eight bits, 16 bits, or 32 bits between the on-chip supported peripherals (SPI, UART, UART2, I2C, and ADC) and the on-chip RAM and supports regular memory-to-memory transfers. The DMA also supports a programmable interrupt generation to generate an interrupt after a certain number of transfers to offload the Cortex interrupt rate. The on-chip peripheral requests are multiplexed on the two available channel pairs to increase the DMA utilization. Figure 19 shows a block diagram of the controller.

#### Features

- Four channels with an optional peripheral trigger.
- Full 32-bit source and destination pointers.
- Flexible interrupt generation.
- Programmable length.
- Flexible peripheral request per channel.
- Option to initialize memory (DMA\_INIT).
- Programmable edge-sensitive request support (recommended when writing to UART/UART2 and I2C).




Figure 23. DMA controller block diagram

### 12.2 Architecture

#### 12.2.1 DMA Peripherals

By default, the DMA assumes memory-to-memory transactions. Each DMA channel can also be connected with the hand-shaking signals or other request signals of the corresponding peripherals (Table 43).

Table 43: DMA served peripherals

| Name  | Direction |
|-------|-----------|
| SPI   | RX/TX     |
| UART  | RX/TX     |
| UART2 | RX/TX     |

| Name   | Direction |
|--------|-----------|
| I2C    | RX/TX     |
| GP-ADC | RX        |

### 12.2.2 Input/Output Multiplexer

The multiplexing of peripheral requests is controlled by DMA\_REQ\_MUX\_REG. Thus, if DMA\_REQ\_MUX\_REG[DMAxy\_SEL] is set to a certain (non-reserved) value, the TX/RX request from the corresponding peripheral is routed to DMA channels y (TX request) and x (RX request), respectively. Similarly, an acknowledging de-multiplexing mechanism is applied.

When two or more bit-fields (peripheral selectors) of DMA\_REQ\_MUX\_REG have the same value, the lesser significant selector is given priority (see also the register's description).

### 12.2.3 DMA Channel Operation

A DMA channel is switched on with bit DMA\_ON. This bit is automatically reset if the DMA channel's transfer is finished. The DMA channels can either be triggered by software or by a peripheral DMA request. If DREQ\_MODE is 0, a DMA channel is immediately triggered.

If DREQ\_MODE is 1, a DMA channel can be triggered by a hardware request coming from a selected peripheral. All DMA channels support either level (default) or edge-sensitive requests through the bit-field REQ\_SENSE of DMAx\_CTRL\_REG (x = 0, 1, 2, 3). If this bit-field is set (recommended for Memory-to-UART/UART2 and Memory-to-I2C transfers), the channel detects a positive edge on the request signal of the selected peripheral to start up a new transfer cycle. The edge-sensitive requests can be used globally, if desired, for all the peripherals interfacing with the DMA.

When DMA starts, data is transferred from address DMAx\_A\_START\_REG to address DMAx\_B\_START\_REG for a length of DMAx\_LEN\_REG, which can be 8, 16, or 32 bits wide. The address increment is realized with an internal 16-bit counter DMAx\_IDX\_REG, which is set to 0 when the DMA transfer starts and is compared with the DMAx\_LEN\_REG after each transfer. The register value is multiplied by the values of the automatic increment of source address (AINC), the automatic increment of destination address (BINC), and bus transfer width (BW) before it is added to DMAx\_A\_START\_REG and DMAx\_B\_START\_REG. AINC or BINC must be 0 for register access.

If at the end of a DMA cycle, the DMA start condition is still true, the DMA continues. The DMA stops if DREQ\_MODE is low or if DMAx\_LEN\_REG is equal to the internal index register. This condition also clears the DMA\_ON bit if DREQ\_MODE is 0 or if DREQ\_MODE is set to 1 and CIRCULAR bit is not set.

If a hand shaking is attached to the specific DMA channel at the end of a DMA cycle, the channel is blocked for as long as the peripheral is not ready for the next transaction.

If the bit CIRCULAR is set to 1, the DMA controller automatically resets the internal index registers and continues from its starting address without intervention of the Arm Cortex-M0+. If the DMA controller is started with DREQ\_MODE = 0, the DMA always stops, regardless of the state of CIRCULAR.




Figure 24. DMA channel diagram

Each DMA channel can generate an interrupt if the index counter DMAx\_IDX\_REG reaches the value of the channel's interrupt transfer length register, DMAx\_INT\_REG. After the transfer and before DMAx\_IDX\_REG is incremented, the interrupt is generated.

For example, if DMA\_x\_INT\_REG = 0 and DMA\_x\_LEN\_REG = 0, there is one transfer and an interrupt.

### 12.2.4 DMA Arbitration

The priority level of a DMA channel can be set with bits DMA\_PRI0[2-0]. These bits determine which DMA channel is activated if more than one DMA channel requests DMA. If two or more channels have the same priority, an inherent priority applies (see register description).

With DREQ\_MODE = 0, a DMA can be interrupted by a channel with a higher priority if the DMA\_IDLE bit is set.

When DMA\_INIT is set, however, the DMA channel currently performing the transfer locks the bus and cannot be interrupted by any other channels until the transfer is completed, regardless of whether DMA\_IDLE is set. The purpose of DMA\_INIT is to initialize a specific memory block with a certain value without any interruption from other active DMA channels that may request the bus at the same time. Consequently, DMA\_INIT should be used only for memory initialization. When the DMA transfers data to/from peripherals, DMA\_INIT should be set to 0.

**NOTE**

When DMA\_INIT is enabled, AINC must be set to 0 and BINC to 1.  
Memory initialization could also be performed by simply setting AINC to 0 and BINC to 1 without enabling the DMA\_INIT, provided that the source address of the memory will not change during the transfer. However, it is not guaranteed that the

### NOTE

DMA transfer will not be interrupted by other channels of a higher priority when they request access to the bus at the same time.

### 12.2.5 Freezing DMA Channels

Each channel of the DMA controller can be temporarily disabled by writing a 1 to bit 4 SET\_FREEZE\_REG[FRZ\_DMA] to freeze all channels. To enable a frozen channel again, write a 1 to bit 4 RESET\_FREEZE\_REG[FRZ\_DMA]. There is no hardware protection from erroneous programming of the DMA registers. The on-going Memory-to-Memory transfers (DREQ\_MODE = 0) cannot be interrupted, therefore the corresponding DMA channels are frozen after a Memory-to-Memory transfer is completed.

## 12.3 Programming

### 12.3.1 Memory to Memory Transfers

1. Set the length of data to be transferred (DMAx\_LEN\_REG).
2. Set the source address (DMAx\_A\_START\_REG).
3. Set the destination address (DMAx\_B\_START\_REG).
4. Configure the number of transfers until an interrupt is generated (DMAx\_INT\_REG).
5. Configure transfer options:
  - a. DMAx\_CTRL\_REG[AINC]: Automatic increment of source address.
  - b. DMAx\_CTRL\_REG[BINC]: Automatic increment of destination address.
  - c. DMAx\_CTRL\_REG[BW]: Bus transfer width.
  - d. DMAx\_CTRL\_REG[IRQ\_ENABLE]: Enable the DMA interrupt generation for this channel.
6. Start the DMA transfer by setting the DMAx\_CTRL\_REG[DMA\_ON] bit.
7. Wait until the transfer is finished (DMAx\_CTRL\_REG[DMA\_ON] = 0).
8. Clear the IRQ status bit for channel x in DMA\_INT\_STATUS\_REG.

### 12.3.2 Peripheral to Memory Transfers

1. Set the length of data to be transferred (DMAx\_LEN\_REG).
2. Set the source address (DMAx\_A\_START\_REG) to the peripheral Rx register (for example, I2C\_DATA\_CMD\_REG).
3. Set the destination address (DMAx\_B\_START\_REG). This should point to a buffer in memory (for example, SYSRAM).
4. Configure the number of transfers until an interrupt is generated (DMAx\_INT\_REG).
5. Map the peripheral to the selected channels pair (DMA\_REQ\_MUX\_REG[DMAxy\_SEL]).
6. Configure transfer options:
  - a. DMAx\_CTRL\_REG[AINC]: Disable automatic increment of source address.
  - b. DMAx\_CTRL\_REG[BINC]: Automatic increment of destination address.
  - c. DMAx\_CTRL\_REG[BW]: Bus transfer width.
  - d. DMAx\_CTRL\_REG[DREQ\_MODE]: Enable triggering by peripheral DMA request.
  - e. DMAx\_CTRL\_REG[DMA\_PRIO]: Set the channel's priority.
  - f. DMAx\_CTRL\_REG[IRQ\_ENABLE]: Enable the DMA interrupt generation for this channel.
  - g. DMAx\_CTRL\_REG[REQ\_SENSE]: Enable edge-sensitive requests for this channel. This is recommended for Memory-to-UART/UART2/I2C transfers but can also be used globally for all the supported peripherals and for both directions (TX/RX).
7. Start the DMA transfer by setting the DMAx\_CTRL\_REG[DMA\_ON] bit.
8. Enable peripheral's DMA request (for example, I2C\_DMA\_CR\_REG[TDMAE]).
9. Clear the IRQ status bit for channel x in DMA\_INT\_STATUS\_REG.

## 13. I2C Interface

### 13.1 Introduction

The I2C Interface is a programmable control bus that provides support for the communications link between Integrated Circuits in a system. It is a simple 2-wire bus with a software-defined protocol for system control, which is used in temperature sensors and voltage level translators to EEPROMs, general-purpose I/O, and A/D and D/A converters.

#### Features

- 2-wire I2C serial interface consisting of a serial data line (SDA) and a serial clock (SCL).
- Two speeds are supported:
  - Standard mode (0 to 100 kbit/s).
  - Fast mode ( $\leq 400$  kbit/s).
- Clock synchronization.
- 32 locations deep transmit/receive FIFOs (32× 8-bit RX and 32× 10-bit TX).
- Master transmit and Master receive operation.
- Slave transmit and Slave receive operation.
- 7-bit or 10-bit addressing.
- 7-bit or 10-bit combined format transfers.
- Bulk transmit mode.
- Default slave address of 0x055.
- Interrupt or polled-mode operation.
- Handles bit and byte waiting at both bus speeds.
- Programmable SDA hold time.
- DMA support.




Figure 25. I2C controller block diagram

### 13.2 Architecture

The I2C Controller block diagram is shown in [Figure 25](#) and contains the following subblocks:

- **AMBA Bus Interface Unit:** it accesses the register file through the APB interface.
- **Register File:** it contains configuration registers and is the interface with software.
- **Master State Machine:** it generates the I2C protocol for the master transfers.
- **Slave State Machine:** it generates the I2C protocol for the slave transfers.
- **Clock Generator:** it calculates the required time to do the following:

- Generate the SCL clock when configured as a master
  - Check for bus idle
  - Generate a START and a STOP
  - Set up the data and hold the data.
- **RX Shift:** it takes data into the design and extracts it in byte format.
  - **TX Shift:** it presents data supplied by CPU for transfer on the I2C bus.
  - **RX Filter:** it detects the events in the bus, for example, start, stop, and arbitration lost.
  - **Toggle:** it generates pulses on both sides and toggles to transfer signals across clock domains.
  - **Synchronizer:** it transfers signals from one clock domain to another.
  - **Interrupt Controller:** it generates the raw interrupt and interrupt flags, allowing them to be set and cleared.
  - **RX FIFO/TX FIFO:** it holds the RX FIFO and TX FIFO register banks and controllers along with their status levels.

### 13.2.1 I2C Bus Terms

The following terms relate to what the role of an I2C device is and how it interacts with other I2C devices on the bus.

- **Transmitter** is the device that sends data to the bus. A transmitter can either initiate the data transmission to the bus (a master-transmitter) or respond to a request from the master to send data back (a slave-transmitter).
- **Receiver** is the device that receives data from the bus. A receiver can either receive data on its own request (a master-receiver) or respond to a request from the master to receive data (a slave-receiver).
- **Master** is the component that initializes a transfer (START command), generates the clock (SCL) signal, and terminates the transfer (STOP command). A master can be either a transmitter or a receiver.
- **Slave** is the device addressed by the master. A slave can be either a receiver or a transmitter.

These concepts are shown in [Figure 26](#).




Figure 26. Master/slave and transmitter/receiver relationships

- Multi-master means the ability for more than one master to co-exist on the bus at the same time without collision or data loss.
- Arbitration is the predefined procedure that authorizes only one master at a time to take control of the bus. For more information, see [Section 13.2.4](#).
- Synchronization is the predefined procedure that synchronizes the clock signals provided by two or more masters. For more information, see [Section 13.2.5](#).
- SDA is the data signal line (Serial Data).
- SCL is the clock signal line (Serial Clock).

#### 13.2.1.1 Bus Transfer Terms

The following terms are specific to data transfers that occur to/from the I2C bus.

- **START (RESTART).** Data transfer begins with a START or RESTART condition. The level of the SDA data line changes from high to low, while the SCL clock line remains high. When this occurs, the bus becomes busy.

- STOP. Data transfer is terminated by a STOP condition. This occurs when the level of the SDA data line changes from low to high, while the SCL clock line remains high. When the data transfer has been terminated, the bus is free or idle again. The bus stays busy if a RESTART is generated instead of a STOP condition.

**NOTE**


START and RESTART conditions are functionally identical.

**13.2.2 I2C Behavior**

The I2C can only be controlled through software to be an I2C master, communicating with other I2C slaves. The master is responsible for generating the clock and controlling the transfer of data. The I2C protocol also allows multiple masters to reside on the I2C bus and uses an arbitration procedure to determine the bus ownership. A slave is responsible for either transmitting or receiving data to/from the master. The acknowledgement of data is sent by the device that is receiving data, which can be either a master or a slave.

Each slave has a unique address that is determined by the system designer. When a master wants to communicate with a slave, the master transmits a START/RESTART condition that is then followed by the slave’s address and a control bit (R/W) to determine whether the master wants to transmit data or receive data from the slave. The slave then sends an acknowledge pulse (ACK) after the address.

If a master-transmitter writes to a slave-receiver, the receiver gets one byte of data. This transaction continues until the master terminates the transmission with a STOP condition. If a master-receiver reads from a slave-transmitter, the slave transmits a byte of data to the master, and the master then acknowledges the transaction with an ACK pulse. This transaction continues until the master terminates the transmission by not acknowledging (NACK) the transaction after the last byte is received, and then the master issues a STOP condition or addresses another slave after issuing a RESTART condition. This behavior is shown in Figure 27.



**Figure 27. Data transfer on the I2C bus**

The I2C is a synchronous serial interface. The SDA line is a bidirectional signal and changes only when the SCL line is low, except for STOP, START, and RESTART conditions. The output drivers are open-drain or open-collector to perform wire-AND functions on the bus. The maximum number of devices on the bus is limited only by the maximum capacitance specification of 400 pF. Data is transmitted in byte packages.

**13.2.2.1 START and STOP Generation**

When operating as an I2C master, putting data into the transmit FIFO causes the I2C Controller to generate a START condition on the I2C bus. Allowing the transmit FIFO to empty causes the I2C Controller to generate a STOP condition on the I2C bus.

When operating as a slave, the I2C Controller does not generate START or STOP conditions, as per the protocol. However, if a read request is made to the I2C Controller, it holds the SCL line low until read data has been supplied to it. This stalls the I2C bus until read data is provided to the slave I2C Controller, or the I2C Controller slave is disabled by writing a 0 to I2C\_ENABLE.

**13.2.2.2 Combined Formats**

The I2C Controller supports transactions in a read and write combined format in both 7-bit and 10-bit addressing modes.

The I2C Controller does not support mixed address and mixed address format, that is, a 7-bit address transaction followed by a 10-bit address transaction or vice versa.

To initiate combined format transfers, I2C\_CON\_REG[I2C\_RESTART\_EN] should be set to 1. With this value set and the I2C Controller operating as a master, when an I2C transfer is completed, the I2C Controller checks the transmit FIFO and executes the next transfer. If the direction of the new transfer differs from the previous

one, the combined format is used to issue the transfer. If the transmit FIFO is empty when the current I2C transfer completes, a STOP is issued, and the next transfer is issued after a START condition.

### 13.2.3 I2C Protocols

The I2C Controller has the following protocols:

- [START and STOP Conditions](#)
- [Addressing Slave Protocol](#)
- [Transmitting and Receiving Protocols](#)
- [START BYTE Transfer Protocol](#)

#### 13.2.3.1 START and STOP Conditions

When the bus is idle, both SCL and SDA signals are pulled high through external pull-up resistors on the bus. When a master wants to start a transmission on the bus, it issues a START condition. This is defined to be a high-to-low transition of the SDA signal while SCL is 1. When the master wants to terminate the transmission, it issues a STOP condition. This is defined to be a low-to-high transition of the SDA line while SCL is 1. [Figure 28](#) shows the timing of the START and STOP conditions. When data is being transmitted on the bus, the SDA line must be stable when SCL is 1.




Figure 28. START and STOP conditions

**NOTE**

The signal transitions for the START/STOP conditions ([Figure 28](#)) reflect those observed at the output signals of the master driving the I2C bus. Be careful with observing the SDA/SCL signals at the input signals of the slave(s), because unequal line delays may result in an incorrect SDA/SCL timing relationship.

#### 13.2.3.2 Addressing Slave Protocol

There are two address formats: 7-bit address format and 10-bit address format.

##### 7-bit address format

In the 7-bit address format, the first seven bits (bits 7:1) of the first byte set the slave address and the LSB bit (bit 0) is the R/W bit ([Figure 29](#)). When bit 0 (R/W) is set to 0, the master writes to the slave. When bit 0 (R/W) is set to 1, the master reads from the slave.




Figure 29. 7-bit address format

##### 10-bit address format

In the 10-bit address format, two bytes are transferred to set the 10-bit address. The transfer of the first byte contains the following bit definition: the first five bits (bits 7:3) notify the slaves that this is a 10-bit transfer, the next two bits (bits 2:1) set the slaves address bits 9:8, and the LSB bit (bit 0) is the R/W bit. The second byte transferred sets bits 7:0 of the slave address. [Figure 30](#) shows the 10-bit address format and [Table 44](#) defines the special purpose and the reserved first byte addresses.




Figure 30. 10-bit address format

Table 44: I2C definition of bits in first byte in 10-bit address format

| Slave Address | R/W Bits | Description   |
|---------------|----------|---|
| 0000 000      | 0        | General Call Address. I2C Controller places the data in the receive buffer and issues a General Call interrupt. |
| 0000 000      | 1        | START byte. For more details, see <a href="#">START BYTE Transfer Protocol</a> .                                |
| 0000 001      | X        | CBUS address. I2C Controller ignores these accesses.  |
| 0000 010      | X        | Reserved.   |
| 0000 011      | X        | Reserved.   |
| 0000 1XX      | X        | Reserved  |
| 1111 1XX      | X        | Reserved.   |
| 1111 0XX      | X        | 10-bit slave addressing.  |

The I2C Controller does not restrict users from using these reserved addresses. However, if these reserved addresses are used, incompatibilities with other I2C components may occur.

### 13.2.3.3 Transmitting and Receiving Protocols

A master can initiate data transmission and reception to/from the bus, acting as either a master-transmitter or master-receiver. A slave responds to requests from a master to either transmit data or receive data to/from the bus, acting as either a slave-transmitter or slave-receiver.

#### 13.2.3.3.1 Master-Transmitter and Slave-Receiver

All data is transmitted in byte format with no limit on the number of bytes transferred per data transfer. After a master sends a slave address and a R/W bit or a master transmits a byte of data to a slave, the slave-receiver must respond with an acknowledge signal (ACK). When a slave-receiver does not respond with an ACK signal, the master aborts the transfer by issuing a STOP condition. The slave must leave the SDA line high so that the master can abort the transfer.

If a master-transmitter is transmitting data as shown in [Figure 31](#), the slave-receiver responds to the master-transmitter with an ACK signal after every byte of data is received.




Figure 31. Master-transmitter protocol

13.2.3.3.2 Master-Receiver and Slave-Transmitter

If a master is receiving data as shown in Figure 32, the master responds to the slave-transmitter with an ACK signal after a byte of data has been received except for the last byte. This is the way the master-receiver notifies the slave-transmitter that this is the last byte. The slave-transmitter relinquishes the SDA line after detecting the No Acknowledge (NACK) so that the master can issue a STOP condition.

When a master does not want to relinquish the bus with a STOP condition, the master can issue a RESTART condition. This is identical to a START condition except it occurs after the ACK signal. The master can then communicate with the same slave or a different slave.




Figure 32. Master-receiver protocol

13.2.3.3.3 START BYTE Transfer Protocol

The START BYTE transfer protocol is set up for systems that do not have an on-board dedicated I2C hardware module. When the I2C Controller is addressed as a slave, it always samples the I2C bus at the highest speed supported so that it never requires a START BYTE transfer. However, when I2C Controller is a master, it supports the generation of START BYTE transfers at the beginning of every transfer in case a slave device requires it. This protocol consists of seven zeros followed by a 1 being transmitted (Figure 33). This allows the processor that is polling the bus to under-sample the address phase until 0 is detected. When the microcontroller detects a 0, it switches from the under-sampling rate to the correct rate of the master.




Figure 33. START BYTE transfer

The START BYTE procedure is as follows:

1. Master generates a START condition.
2. Master transmits the START byte (0000 0001).
3. Master transmits the ACK clock pulse. (Present only to conform with the byte handling format used on the bus)
4. No slave sets the ACK signal to 0.
5. Master generates a RESTART (R) condition.

A hardware receiver does not respond to the START BYTE because it is a reserved address and gets reset after the RESTART condition is generated.

### 13.2.4 Multiple Master Arbitration

The I2C Controller allows multiple masters to reside on the same bus. There is an arbitration procedure if two masters on the same I2C bus try to control the bus at the same time by generating a START condition simultaneously. When a master (for example, a microcontroller) has control of the bus, no other master can take control until the first master sends a STOP condition and places the bus in an idle state.

Arbitration takes place on the SDA line while the SCL line is 1. The master which transmits a 1 while the other master transmits a 0 loses the arbitration and turns off its data output stage. The master that has lost the arbitration can continue to generate clocks until the end of the byte transfer. If both masters are addressing the same slave device, the arbitration could go into the data phase. Figure 34 shows the timing of an arbitration between two masters on the bus.

Control of the bus is determined by the address or master code and data sent by the competing masters, so there is no central master or any order of priority on the bus.

Arbitration is not allowed between the following conditions:

- A RESTART condition and a data bit
- A STOP condition and a data bit
- A RESTART condition and a STOP condition

Slaves are not involved in the arbitration process.




Figure 34. Multiple master arbitration

### 13.2.5 Clock Synchronization

All masters generate their own clock to transfer messages. Data is only valid during the HIGH period of the SCL clock. When two or more masters try to transfer information on the bus at the same time, they must synchronize the SCL clock. Clock synchronization is performed using the wired-AND connection to the SCL signal. When the master transitions the SCL clock to 0, the master starts counting the LOW period of the SCL clock and transitions the SCL clock signal to 1 at the beginning of the next clock period. However, if another master is holding the SCL line to 0, the first master goes into a HIGH wait state until the SCL clock line transitions to 1.

All masters then count out their HIGH time and the master with the shortest HIGH time transitions the SCL line to 0. The masters then count out their LOW time and the one with the longest LOW time forces the other master into a HIGH wait state. Therefore, a synchronized SCL clock is generated, which is illustrated in Figure 35. Optionally, slaves may hold the SCL line LOW to slow down the timing on the I2C bus.




Figure 35. Multiple master clock synchronization

## 13.3 Programming

To configure and use the I2C Controller:

1. Set up the GPIOs to be used for the I2C interface ( $P0x\_MODE\_REG[PID] = 9$  or  $10$ ).
2. Enable the clock for the I2C Controller ( $CLK\_PER\_REG[I2C\_ENABLE] = 0x1$ ).
3. Disable the I2C Controller ( $I2C\_ENABLE\_REG = 0$ ).
4. Configure the I2C clock frequency:

- a. Standard mode (100 kbit/s): I2C\_CON\_REG[I2C\_SPEED] = 1.
- b. Full speed mode (400 kbit/s): I2C\_CON\_REG[I2C\_SPEED] = 2.
5. Set up the I2C Controller as:
  - a. Master: I2C\_CON\_REG[I2C\_MASTER\_MODE] = 1 and I2C\_CON\_REG[I2C\_SLAVE\_DISABLE] = 1.
  - b. Slave: I2C\_CON\_REG[I2C\_MASTER\_MODE] = 0 and I2C\_CON\_REG[I2C\_SLAVE\_DISABLE] = 0.
6. Choose whether the controller starts its transfers in the 7-bit or 10-bit addressing format when acting as a master (I2C\_CON\_REG[I2C\_10BITADDR\_MASTER]) or whether the controller responds to the 7-bit or 10-bit addresses when acting as a slave (I2C\_CON\_REG[I2C\_10BITADDR\_SLAVE]).
7. Set target slave address in:
  - a. Master mode (I2C\_TAR\_REG[IC\_TAR] = 0x55 (default)).
  - b. Slave mode (I2C\_SAR\_REG[IC\_SAR] = 0x55 (default)).
8. Set the threshold levels on RX and TX FIFO (I2C\_RX\_TL\_REG and I2C\_TX\_TL\_REG).
9. Enable the required interrupts (I2C\_INTR\_MASK\_REG).
10. Enable the I2C Controller (I2C\_ENABLE\_REG = 0x1).
11. Read a byte:
  - a. Prepare to transmit the read command byte (I2C\_DATA\_CMD\_REG[I2C\_CMD] = 1).
  - b. Wait until TX FIFO is empty (I2C\_STATUS\_REG[TFE] = 1).
  - c. Wait until master has finished reading the byte from slave device (I2C\_STATUS\_REG[MST\_ACTIVITY] = 0).
12. Write a byte:
  - a. Prepare to transmit the write command byte (I2C\_DATA\_CMD\_REG[I2C\_CMD] = 0 and I2C\_DATA\_CMD\_REG[I2C\_DAT] = command byte).
  - b. Wait until TX FIFO is empty (I2C\_STATUS\_REG[TFE] = 1).
  - c. Wait until master has finished reading the response byte from slave device (I2C\_STATUS\_REG[MST\_ACTIVITY] = 0).

## 14. UART

### 14.1 Introduction

The DA14533 contains two instances of the UART block, that is, UART and UART2.

The UART is compliant to the industry-standard 16550 and is used for serial communication with a peripheral. Data is written from a master (CPU) over the APB bus to the UART and it is converted to the serial form and transmitted to the destination device. Serial data is also received by the UART and stored for the master (CPU) to read back.

There is also DMA support on the UART block, thus the internal FIFOs can be used. Only UART supports the hardware flow control signals (RTS and CTS) and the 9-bit mode.




Figure 36. UART block diagram

#### Features

- 16-byte transmit and receive FIFOs
- Hardware flow control (CTS/RTS) (UART only)
- Shadow registers to reduce software overhead and a software programmable reset is included
- Transmitter Holding Register Empty (THRE) interrupt mode
- Functionality based on the 16550 industry standard:
  - Programmable character properties, such as number of data bits per character (5-8) (optional)
  - Parity bit (with odd or even select) and number of stop bits (1, 1.5, or 2)

- Line break generation and detection
- Prioritized interrupt identification
- Programmable serial data baud rate.

## 14.2 Architecture

### 14.2.1 UART (RS232) Serial Protocol

Because the serial communication between the UART and the selected device is asynchronous, additional bits (start and stop) are added to the serial data to indicate the beginning and end. Utilizing these bits allows two devices to be synchronized. This structure of serial data accompanied by the start and stop bits is referred to as a character (Figure 37).




Figure 37. Serial data format

An additional parity bit may be added to the serial character. This bit appears after the last data bit and before the stop bit(s) in the character structure to provide the UART with the ability to perform simple error checking on the received data.

The UART Line Control Register (UART\_LCR\_REG) is used to control the serial character characteristics. The individual bits of the data word are sent after the start bit, starting with the least-significant bit (LSB). These are followed by the optional parity bit and then by the stop bit(s), which can be of 1, 1.5, or 2 bits.

All the bits in the transmission (except the half stop bit when the 1.5 stop bits are used) are transmitted for the same time duration. This is referred to as a Bit Period or Bit Time. One Bit Time equals to 16 baud clocks. To ensure stability on the line, the receiver samples the serial input data at approximately the mid-point of the Bit Time when the start bit has been detected. As the exact number of baud clocks that each bit has been transmitted for is known, the mid-point for sampling is every 16 baud clocks after the mid-point sample of the start bit. Figure 38 shows the sampling points of the first couple of bits in a serial character.




Figure 38. Receiver serial data sampling points

As part of the 16550 standards, an optional baud clock reference output signal (baudout\_n) is supplied to provide timing information to the receiving devices that require it. The baud rate of the UART is controlled by the serial clock (*sclk* or *pclk* in a single clock implementation) and the Divisor Latch Register (DLH and DLL) in the following equation:

$$\text{baud rate} = (\text{serial clock frequency}) / (16 \times \text{divisor}) \tag{2}$$

where the divisor is a 16-bit integer value plus 4-bit fractional value. The divisor range is 0 to 65535,9375 with steps of 1/16. Divisor High 8-bit integer part is in the DLH register. Divisor Low 8-bit integer part is in the DLL register. Divisor 4-bit fractional part is in the DLF register.

The registers settings for the common baud rate values are presented in Table 45.

Table 45: UART baud rate generation

| Baud Rate | Divider | Divisor Latch | DLH Reg | DLL Reg | DLF Reg | Actual BR | Error (%) |
|-----------|---------|---------------|---------|---------|---------|-----------|-----------|
| 1200      | 833,333 | 833,3125      | 3       | 65      | 5       | 1200,03   | 0,00      |

| Baud Rate | Divider | Divisor Latch | DLH Reg | DLL Reg | DLF Reg | Actual BR | Error (%) |
|-----------|---------|---------------|---------|---------|---------|-----------|-----------|
| 2400      | 416,667 | 416,6875      | 1       | 160     | 11      | 2399,88   | 0,00      |
| 4800      | 208,333 | 208,3125      | 0       | 208     | 5       | 4800,48   | 0,01      |
| 9600      | 104,167 | 104,1875      | 0       | 104     | 3       | 9598,08   | 0,02      |
| 19200     | 52,083  | 52,0625       | 0       | 52      | 1       | 19207,68  | 0,04      |
| 38400     | 26,042  | 26,0625       | 0       | 26      | 1       | 38369,30  | 0,08      |
| 57600     | 17,361  | 17,375        | 0       | 17      | 6       | 57553,96  | 0,08      |
| 115200    | 8,681   | 8,6875        | 0       | 8       | 11      | 115107,91 | 0,08      |
| 230400    | 4,340   | 4,3125        | 0       | 4       | 5       | 231884,06 | 0,64      |
| 460800    | 2,170   | 2,1875        | 0       | 2       | 3       | 457142,86 | 0,79      |
| 921600    | 1,085   | 1,0625        | 0       | 1       | 1       | 941176,47 | 2,12      |
| 1000000   | 1       | 1             | 0       | 1       | 0       | 1000000   | 0,00      |

### 14.2.2 Clock Support

The UART has two system clocks (*pclk* and *sclk*). Having a second asynchronous serial clock (*sclk*) allows for accurate serial baud rate settings and meeting APB bus interface requirements.

With the two-clock design, a synchronization module is implemented to synchronize all controls and data across the two system clock boundaries.

Although a serial clock faster than four-times the *pclk* does not leave enough time for a complete incoming character to be received and pushed into the receiver FIFO, in most cases the *pclk* signal is faster than the serial clock and this should never be an issue.

The serial clock modules must have time to see new register values and reset their respective state machines. This total time is guaranteed to be no more than eight clock cycles of the slower of the two system clocks. Therefore, no data should be transmitted or received before this maximum time expires after the initial configuration of the UART.

### 14.2.3 Interrupts

The assertion of the UART interrupt (UART\_INT) occurs whenever one of the several prioritized interrupt types are enabled and active. The following interrupt types can be enabled with the IER register:

- Receiver Error
- Receiver Data Available
- Character Timeout (in FIFO mode only)
- Transmitter Holding Register Empty at/below threshold (in Programmable THRE interrupt mode).

When an interrupt occurs, the master accesses the UART\_IIR\_REG to determine the source of the interrupt before dealing with it accordingly. These interrupt types are described in more detail in [Table 46](#).

**Table 46: UART interrupt priorities**

| Interrupt ID Bits [3-0] | Interrupt set and reset functions |                         |  |  |
|-------------------------|-----------------------------------|-------------------------|--|--|
|                         | Priority                          | Interrupt type          | Interrupt source   | Interrupt reset control  |
| 0001                    | -                                 | None                    |  |  |
| 0110                    | Highest                           | Receiver Line status    | Overrun/parity/framing errors or break interrupt   | Reading the line status register   |
| 0100                    | 1                                 | Receiver Data Available | Receiver data available (non-FIFO mode or FIFOs disabled) or RCVR FIFO trigger level reached (FIFO mode and FIFOs enabled) | Reading the receiver buffer register (non-FIFO mode or FIFOs disabled) or the FIFO drops below the trigger level (FIFO mode and FIFOs enabled) |

| Interrupt ID<br>Bits [3-0] | Interrupt set and reset functions |                                    |   |   |
|----------------------------|-----------------------------------|------------------------------------|---|---|
|                            | Priority                          | Interrupt type                     | Interrupt source  | Interrupt reset control   |
| 1100                       | 2                                 | Character timeout indication       | No characters in or out of the RCVR FIFO during the last four-character times and there is at least one character in it during this time. | Reading the receiver buffer register  |
| 0010                       | 3                                 | Transmitter holding register empty | Transmitter holding register empty (Prog. THRE Mode disabled) or XMIT FIFO at or below threshold (Prog. THRE Mode enabled).               | Reading the IIR register to check whether there is an interrupt and what its source is; or, writing into THR (FIFOs or THRE Mode not selected or disabled) or XMIT FIFO above threshold (FIFOs and THRE Mode selected and enabled). |
| 0000                       | 4                                 | Reserved                           |   |   |
| 0111                       | Lowest                            | Reserved                           | -   | -   |

#### 14.2.4 Programmable THRE Interrupt

The UART can be configured to have a Programmable THRE Interrupt mode available to increase system performance.

When Programmable THRE Interrupt mode is selected, it can be enabled through the Interrupt Enable Register (IER[7]). When FIFOs and the THRE Mode are implemented and enabled, THRE Interrupts are active at and below a programmed transmitter FIFO empty threshold level, as shown in the flowchart in [Figure 39](#). [Figure 40](#) shows the programmed transmitter FIFO empty threshold level, where THRE Interrupts are active when the FIFO is empty. In this case the programmable THRE interrupt mode is disabled.

This threshold level is programmed into FCR[5:4]. The available empty thresholds are: empty, 2, ¼, and ½. See UART\_FCR\_REG for threshold setting details. Selection of the best threshold value depends on the system's ability to begin a new transmission sequence in a timely manner. However, one of these thresholds should prove optimum in increasing system performance by preventing the transmitter FIFO from running empty.

In addition to the interrupt change, Line Status Register (LSR[5]) also switches its function from indicating transmitter FIFO empty to FIFO full. This allows software to fill the FIFO in each transmit sequence by polling LSR[5] before writing another character. Instead of waiting until the FIFO is completely empty, the flow becomes "fill transmitter FIFO whenever an interrupt occurs and there is data to transmit". Waiting until the FIFO is empty causes a performance hit whenever the system is too busy to respond immediately.

Even if everything else is selected and enabled, if the FIFOs are disabled through FCR[0], the Programmable THRE Interrupt mode is also disabled. When not selected or disabled, THRE interrupts and LSR[5] function normally (both reflecting an empty THR or FIFO). The flowchart of THRE interrupt generation when not in programmable THRE interrupt mode is shown in [Figure 40](#).

For the THRE interrupt to be controlled as shown here, the following must be true:

- FIFO\_MODE!=NONE
- THRE\_MODE==Enabled
- FIFOs enabled (FCR[0]==1)
- THRE mode enabled (IER[7]==1)

Under the condition that there are no other pending interrupts, the interrupt signal (intr) is asserted




Figure 39. Flowchart of interrupt generation for programmable THRE interrupt mode

For the THRE interrupt to be controlled as shown here, the following must be true:

- FIFO\_MODE!=NONE
- THRE\_MODE==Disabled
- FIFOs disabled (FCR[0]==0)
- THRE mode disabled (IER[7]==0)

Under the condition that there are no other pending interrupts, the interrupt signal (intr) is asserted




Figure 40. Flowchart of interrupt generation when not in programmable THRE interrupt mode

### 14.2.5 Shadow Registers

The shadow registers shadow some of the existing register bits that are regularly modified by software. These can be used to reduce the software overhead that is introduced by having to perform read-modify-writes.

- UART\_SRBR\_REG supports a host burst mode where the host increments its address but still accesses the same receive buffer register.
- UART\_STHR supports a host burst mode where the host increments its address but still accesses the same transmit holding register.
- UART\_SFE\_REG accesses the FCR[0] register without accessing the other UART\_FCR\_REG bits.
- UART\_SRT\_REG accesses the FCR[7-6] register without accessing the other UART\_FCR\_REG bits.
- UART\_STER\_REG accesses the FCR[5-4] register without accessing the other UART\_FCR\_REG bits.

### 14.2.6 Direct Test Mode

The on-chip UARTs can be used for the Direct Test mode required for the final product PHY layer testing. It can be done either over the HCI layer, which engages a full CTS/RTS UART, or by using a 2-wire UART directly as described in the *Bluetooth Low Energy Specification (Volume 6, Part F)*.

## 14.3 Programming

To configure and use the UART controllers:

1. Set up the GPIOs to be used for the UART interface (P0x\_MODE\_REG[PID] = 1 to 4 and/or 19-20).
2. Enable the selected UART by setting the CLK\_PER\_REG[UARTx\_ENABLE] bit.
3. Enable access to Divisor Latch Registers (DLL and DLH) by setting the UARTx\_LCR\_REG[UART\_DLAB] bit.
4. Set the desired baud rate. To calculate the registers values for the desired baud rate, use the following equation:

$$\text{Divisor} = \text{UART CLK} / (16 \times \text{Baud rate}) \quad (3)$$

- a. UARTx\_IER\_DLH\_REG: High byte of the Divisor integer part.
  - b. UARTx\_RBR\_THR\_DLL\_REG: Low byte of the Divisor integer part.
  - c. UARTx\_DLF\_REG: The fractional part of the Divisor.
5. Configure the break control bit, parity, number of stop bits, and data length (UARTx\_LCR\_REG).
  6. Enable and configure the FIFO (UARTx\_IIR\_FCR\_REG).
  7. Configure the generated interrupts, if needed (UARTx\_IER\_DLH\_REG).
  8. Send a byte:
    - a. Check if Transmit Hold Register (THR) is empty (UARTx\_LSR\_REG[UART\_THRE]).
    - b. Load the byte to THR (UARTx\_RBR\_THR\_DLL\_REG).
    - c. Check if the byte has been transmitted (UARTx\_LSR\_REG[UART\_TEMT]).
  9. Receive a byte:
    - a. Wait until serial data is ready (UARTx\_LSR\_REG[UART\_DR]).
    - b. Read the incoming byte from the THR (UARTx\_RBR\_THR\_DLL\_REG).

## 15. SPI Interface

### 15.1 Introduction

This controller implements the Serial Peripheral Interface (SPI™)<sup>1</sup> for Master and Slave modes. The serial interface can transmit and receive from four bits to up to 32 bits in Master/Slave mode. The controller comprises separate TX and RX FIFOs and DMA handshake support. Slave mode clock speed is independent from the system clock speed. Moreover, master's clock speed can be as fast as the system's clock speed. The controller can generate an interrupt upon data threshold reached in the TX or RX FIFOs.

#### Features

- Slave and Master mode.
- From 4-bit to up to 32-bit operation.
- SPI Master clock line speed up to 32 MHz, SPI Slave clock line speed up to 16 MHz.
- SPI mode 0, 1, 2, and 3 support (clock edge and phase).
- Built-in separate 8-bit wide and 4-byte deep RX/TX FIFOs for continuous SPI bursts.
- SPI delayed transactions support.
- Maskable interrupt generation based on TX or RX FIFO thresholds.
- DMA support.




Figure 41. SPI block diagram

<sup>1</sup> SPI is a trademark of Motorola, Inc.

## 15.2 Architecture

The SPI controller is an APB peripheral operating on the `apb_clk` clock. It contains a front end that is clocked by the `spi_clk` clock and is responsible for the serialization/deserialization of the data in the RX and TX streams.

Two separate FIFOs, each of eight bits wide and four bytes deep, are used to store data for RX and TX streams. Because an SPI word can be configured to be from four bits to up to 32 bits, one to four FIFO positions can be written/read at the same time. FIFOs contain logic implementing programmable thresholds comparison.

The SPI controller supports DMA requests and interrupt generation based on the FIFO thresholds. If enabled, a DMA request and/or interrupt is asserted with whether TX\_FIFO level is low or RX\_FIFO level is high.

The SPI interface supports all four modes of operation and the corresponding polarity (CPOL) and phase (CPHA) of the SPI clock (SPI\_CLK) are defined in Table 47.

**Table 47: SPI modes configuration and SCK states**


| SPI Mode | CPOL | CHPA | TX SPI_CLK   | RX SPI_CLK   | Idle SPI_CLK |
|----------|------|------|--------------|--------------|--------------|
| 0        | 0    | 0    | Falling edge | Rising edge  | Low          |
| 1        | 0    | 1    | Rising edge  | Falling edge | Low          |
| 2        | 1    | 0    | Rising edge  | Falling edge | High         |
| 3        | 1    | 1    | Falling edge | Rising edge  | High         |

To read from or to write to an external single byte Flash device in the SPI master mode, a byte swap mechanism is implemented to allow for a proper placement of the bytes in a 16-bit word for the DMA to write to/read from the internal RAM. More specifically, when the SPI controller is configured as a master with DMA support and a 16-bit word width so that the bus utilization is increased compared to reading from an 8-bit device, the byte swap mechanism brings the least significant byte read and place it in the most significant byte in the 16-bit word. The controller automatically swaps the bytes to allow for placing the first byte read in the least significant byte of the 16-bit word. This feature is programmable through `SPI_CTRL_REG[SPI_SWAP_BYTES]`.

The SPI controller can operate at the highest speed (32 MHz on the SPI\_CLK line) in a special master mode. The clock of the controller is then either the XTAL32M or the RC32M and can be used for fast booting from external Flash devices that support this frequency.

### 15.2.1 SPI Timing

The timing of the SPI interface when the SPI controller is in slave mode is shown in Figure 42.



**Figure 42. SPI Slave mode timing (CPOL = 0, CPHA = 0)**

**Table 48: SPI timing parameters**

| Parameter             | Description  | Typ                          | Unit |
|-----------------------|--|------------------------------|------|
| <code>t_CKPER</code>  | <code>spi_clk</code> clock period                              | 60                           | ns   |
| <code>t_CSST</code>   | CS active time before the first edge of <code>spi_clk</code>   | 1 <code>spi_clk</code> cycle |      |
| <code>t_CSHOLD</code> | CS non-active time after the last edge of <code>spi_clk</code> | 1 <code>spi_clk</code> cycle |      |
| <code>t_MOST</code>   | Master input data latching setup time                          | $(\text{spi\_clk}/2) - 5$    | ns   |

| Parameter           | Description                 | Typ | Unit |
|---------------------|-----------------------------|-----|------|
| t <sub>MOHOLD</sub> | Master input data hold time | 0   | ns   |
| t <sub>SO DEL</sub> | Slave output data delay     | 25  | ns   |

### 15.2.2 SPI Controller Enhancements

The SPI controller, when in master mode, can automatically read (without the use of the CPU) a known number (predefined) of bytes from an external slave device. This enhancement targets to simplify the software and allow the use of the Arm core for other critical operations happening in parallel instead of keeping it busy in the SPI transfer loop.

The feature is utilized using one of the following methods:

- In case the external slave device provides a data strobe signal (dedicated DATAREADY pin to indicate when in active-LOW or active-HIGH level (programmable) that the next byte is available for read), the SPI controller ends the active transfer and initiate the next one as soon as the strobe signal signals that slave is ready.
- In case the external slave device does not provide a data strobe signal but the time that a certain programmable number of bytes is available is known, the SPI controller can stall for a programmable delay (in SPI clock cycles) until the known time is elapsed and then initiate the data transfer.

Additionally, the combination of the above two methods is possible, meaning that the SPI controller can check the data strobe signal (DATAREADY) after the known time has elapsed.

## 15.3 Programming

### 15.3.1 Master Mode

To configure the SPI controller in master mode:

1. Set the appropriate GPIO ports in SPI clock mode (output), SPI Chip Select mode (output), SPI Data Out mode (output), and SPI Data In mode (input).
2. Enable SPI clock by setting CLK\_PER\_REG[SPI\_ENABLE] = 1.
3. Reset SPI FIFO by setting SPI\_CTRL\_REG[SPI\_FIFO\_RESET] = 1.
4. Set the SPI clock mode (synchronous or asynchronous with APB clock) by programming SPI\_CLOCK\_REG[SPI\_MASTER\_CLK\_MODE].
5. Set the SPI clock frequency by programming SPI\_CLOCK\_REG[SPI\_CLK\_DIV]. If SPI\_CLK\_DIV is not 0x7F, SPI\_CLK = module\_clk/2 × (SPI\_CLK\_DIV + 1). If SPI\_CLK\_DIV = 0x7F, SPI\_CLK = module\_clk.
6. Set the SPI mode (CPOL or CPHA) by programming SPI\_CONFIG\_REG[SPI\_MODE].
7. Set the SPI controller in master mode by setting SPI\_CONFIG\_REG[SPI\_SLAVE\_EN] = 0.
8. Define the SPI word length (from 4-bit to 32-bit) by programming SPI\_CONFIG\_REG[SPI\_WORD\_LENGTH]. SPI\_WORD\_LENGTH = word length - 1.

To read/write the following sequence should be performed:

1. If a slave device is slow and does not give the data at the correct clock edge, configure the SPI module to capture data at the next clock edge by setting SPI\_CTRL\_REG[SPI\_CAPTURE\_AT\_NEXT\_EDGE] = 1. Otherwise, set SPI\_CTRL\_REG[SPI\_CAPTURE\_AT\_NEXT\_EDGE] = 0.
2. Release FIFO reset by setting SPI\_CTRL\_REG[SPI\_FIFO\_RESET] = 0.
3. Enable SPI TX path by setting SPI\_CTRL\_REG[SPI\_TX\_EN] = 1.
4. Enable SPI RX path by setting SPI\_CTRL\_REG[SPI\_RX\_EN] = 1.
5. Enable the SPI chip select by programming the SPI\_CS\_CONFIG\_REG[SPI\_CS\_SELECT] = 1 or 2. This option allows the master to select the slave that is connected to the GPIO that has the function of SPI\_CS0 or SPI\_CS1.
6. Enable the SPI controller by setting SPI\_CTRL\_REG[SPI\_EN] = 1.
7. Write to TX FIFO by programming SPI\_FIFO\_WRITE\_REG[SPI\_FIFO\_WRITE]. Write access is permitted only when SPI\_FIFO\_STATUS\_REG[SPI\_TX\_FIFO\_FULL] = 0.

8. Read from RX FIFO by programming SPI\_FIFO\_READ\_REG[SPI\_FIFO\_READ]. Read is permitted only when SPI\_FIFO\_STATUS\_REG[SPI\_RX\_FIFO\_EMPTY] = 0.
9. To disable the SPI chip select, set SPI\_CS\_CONFIG\_REG[SPI\_CS\_SELECT] = 0 to deselect the slave and set SPI\_CTRL\_REG[SPI\_FIFO\_RESET] = 1 to reset the SPI FIFO.

### 15.3.2 Slave Mode

1. Set the appropriate GPIO ports in SPI clock mode (input), SPI Chip Select mode (input), SPI Data Out mode (output), and SPI Data In mode (input).
2. Enable SPI clock by setting CLK\_PER\_REG[SPI\_ENABLE] = 1.
3. Reset SPI FIFO by setting SPI\_CTRL\_REG[SPI\_FIFO\_RESET] = 1.
4. Set the SPI mode (CPOL or CPHA) by programming SPI\_CONFIG\_REG[SPI\_MODE].
5. Set the SPI module in slave controller by setting SPI\_CONFIG\_REG[SPI\_SLAVE\_EN] = 1.
6. Define the SPI word length (from 4-bit to 32-bit) by programming SPI\_CONFIG\_REG[SPI\_WORD\_LENGTH]. SPI\_WORD\_LENGTH = word length - 1.

To read/write the following sequence must be performed:

1. Set SPI FIFO in normal operation by setting SPI\_CTRL\_REG[SPI\_FIFO\_RESET] = 0.
2. Enable SPI TX path by setting SPI\_CTRL\_REG[SPI\_TX\_EN] = 1.
3. Enable SPI RX path by setting SPI\_CTRL\_REG[SPI\_RX\_EN] = 1.
4. Enable the SPI controller by setting SPI\_CTRL\_REG[SPI\_EN] = 1.
5. Write the first data byte directly to TX buffer by programming the SPI\_TXBUFFER\_FORCE\_L\_REG[SPI\_TXBUFFER\_FORCE\_L].
6. Write the rest of the data to TX FIFO by programming SPI\_FIFO\_WRITE\_REG[SPI\_FIFO\_WRITE]. Write access is permitted only if SPI\_FIFO\_STATUS\_REG[SPI\_TX\_FIFO\_FULL] = 0.
7. Read from RX FIFO by programming SPI\_FIFO\_READ\_REG[SPI\_FIFO\_READ]. Read is permitted only if SPI\_FIFO\_STATUS\_REG[SPI\_RX\_FIFO\_EMPTY] = 0.

## 16. Quadrature Decoder

### 16.1 Introduction

The DA14533 has an integrated Quadrature decoder that can automatically decode the signals for the X, Y, and Z axes of a HID input device, reporting step count and direction. It can also be programmed to simply count rising/falling edges on any of the channel pairs. This block can be used to wake up the chip as soon as there is a movement from the connected external device. [Figure 43](#) shows the block diagram of the quadrature decoder.

#### Features

- Three 16-bit signed counters that provide the step count and direction on each of the axes (X, Y, and Z) and one 8-bit counter counting the overall edges from all the three counters.
- Programmable system clock sampling at a maximum of 16 MHz.
- APB interface for control and programming.
- Programmable source from the GPIOs.
- Digital filter on the channel inputs to avoid spikes.




Figure 43. Quadrature decoder block diagram

### 16.2 Architecture

Channels are expected to provide a pulse train with 90 degrees rotation as displayed in [Figure 44](#) and [Figure 45](#).




Figure 44. Moving forward on axis X




Figure 45. Moving backwards on axis X

Depending on whether channel A or channel B is leading in phase, the quadrature decoding block calculates the direction on the related axis. Furthermore, the signed counter value represents the number of steps moved.

Users can choose which GPIOs to use for the channels by programming the QDEC\_CTRL2\_REG register. The block supports two modes of operation: quadrature counting and edges counting. The quadrature counting mode reads the patterns of successive pulses as in Figure 44 and Figure 45, while the edges counting mode simply counts all positive and negative edges on any of the two channels of a pair.

**NOTE**

If two edges happen at the same time, the counter only counts one.

The digital filter eliminates spikes shorter than three clock periods. It is followed by an edge detection circuitry, and they are shown in Figure 46.




Figure 46. Digital filtering and edge detection circuit

A counter for its dedicated axis holds the movement events of the channels. When a channel is disabled, the counter is reset. The counters are accessible through the APB bus.

The QDEC\_EVENT\_CNT gathers all edges on all channels regardless of the mode of operation. If two edges happen at the same time, this counter is only increased by one.

The quadrature decoder operates on the system clock. The QDEC\_CLOCKDIV register defines the number of clock cycles during which the decoding logic samples the data on the channel inputs. The division is automatically disabled when the lp\_clk is used as the system clock.

### 16.3 Programming

To program the quadrature decoder for actual quadrature counting or edge counting:

1. Configure the clock frequency by configuring the QDEC\_CLOCKDIV register. The value in this register is dividing the sys\_clk. However, if sys\_clk = lp\_clk, this divider is completely bypassed.
2. Define which pin pairs represent the different channels for the X, Y, and Z axes or the GPIOs from which the edges are counted. Configure such information at QDEC\_CHX\_PORT\_SEL, QDEC\_CHY\_PORT\_SEL, and QDEC\_CHZ\_PORT\_SEL registers.
3. Configure the interrupt threshold upon which an interrupt is generated at QDEC\_CTRL\_REG[QDEC\_IRQ\_THRES]. Note that the interrupt threshold is based on the value of QDEC\_EVENT\_CNT\_REG which keeps on counting after the interrupt is generated.

4. Define the mode of operation by configuring the respective QDEC\_CHx\_EVENT\_MODE field in the QDEC\_CTRL2\_REG.
5. Enable the clock of the block by writing at CLK\_PER\_REG[QUAD\_ENABLE].
6. Wait for the interrupt and then read X, Y, and Z values at QDEC\_XCNT\_REG, QDEC\_YCNT\_REG, and QDEC\_ZCNT\_REG (in the quadrature counting case) or the QDEC\_EVENT\_CNT\_REG (in the edges counting case).
7. Clear the interrupt (by writing at QDEC\_CTRL\_REG[QDEC\_IRQ\_STATUS]) and the edge counter (by writing at QDEC\_CTRL\_REG[QDEC\_EVENT\_CNT\_CLR] if needed).

## 17. Clockless Wake-up Controller

### 17.1 Introduction

The clockless wake-up controller implements a circuit that enables the RC32K clock which in turn triggers the hardware startup FSM to allow the system to be woken up by an external event (a GPIO toggle). This controller is only used when the system is in hibernation mode, that is, when all clocks are stopped.

#### Features

- Wake up the system from specific GPIOs (P0\_1, P0\_2, P0\_3, P0\_4, and P0\_5).
- Configurable polarity of the GPIO signals (single configuration for all GPIOs).
- Special RC filtered inputs feeding the wake-up control circuit (Type B pads).
- Always powered.




Figure 47. Clockless wake-up controller circuit

### 17.2 Architecture

The clockless wake-up controller automatically enables the RC32K oscillator when a toggle is identified in one of the five specific GPIOs (P0\_1, P0\_2, P0\_3, P0\_4, and P0\_5). These GPIO signals are connected to the Type B pads, which provide two outputs to the digital domain. One output goes through a Schmitt trigger and the other one goes through an RC filter with a cutoff frequency of 100 kHz and a Schmitt trigger. The output going through the RC filter and a Schmitt trigger feeds the clockless wake-up controller circuitry. Hence, any spikes larger than 100 kHz are filtered out without waking up the system.

The triggering GPIO can be defined by means of a masking register. If no GPIO is masked out, any toggle in any of these GPIOs creates an edge which serves as a clock for a Flip-Flop to lock and enable the oscillator. The polarity of the edge is also programmable, but it is common for the GPIOs and not a dedicated bit per GPIO.

Note that, if two opposite edges occur exactly at the same time on two GPIOs that are allowed to wake up the system, the XOR output does not change its value and no wake-up occurs. However, even if the GPIO signal events have a couple of ns difference, the circuit still understands it and the clock is started.

### 17.3 Programming

To program the clockless wake-up controller before setting the system into hibernation mode:

1. Define which pins are allowed to wake up the system from hibernation by configuring the `HIBERN_CTRL_REG[HIBERN_WKUP_MASK]`.
2. Define the polarity of the waking up events at `HIBERN_CTRL_REG[HIBERN_WKUP_POLARITY]`. This should be done by reading the value of the unmasked GPIOs and programming the polarity register with their XOR'ed state.

3. Enable the hibernation mode by programming the HIBERN\_CTRL\_REG[HIBERNATION\_ENABLE] bit field. Note that this action stops all clocks when the system drops to sleep.
4. Allow RAM to be retained by programming the RAM\_PWR\_CTRL\_REG accordingly.
5. Define where address 0 is to be mapped at SYS\_CTRL\_REG[REMAP\_ADR0] so that the CPU can execute code right after waking up. If RAM is retained, REMAP\_ADR0 should point to 0x2 or 0x3.
6. Clear RESET\_STAT\_REG. Clear this register means that the system wakes up from hibernation mode.
7. Put the system to sleep by executing the WFI command with the SCR bit set.

## 18. Clocked Wake-up Controller

### 18.1 Introduction

The clocked wake-up controller can be programmed to wake up DA14533 from Deep Sleep mode and Extended Sleep mode upon a pre-programmed number of GPIO events on a maximum of two pins in parallel. This wake-up controller resides in the PD\_SLP power domain and operates on the LP\_CLK.

Figure 48 shows the block diagram illustrating the wake-up function.

#### Features

- Monitors GPIO state changes.
- Implements debouncing time from 0 ms up to 63 ms on two GPIOs in parallel.
- Accumulates external events and compares the number to a programmed value.
- Generates an interrupt to the CPU's WIC.





Figure 48. Clocked wake-up controller block diagram

### 18.2 Architecture

The controller comprises two identical circuits that implement the edge detection, debouncing, and event counting before generating a wake-up interrupt towards the CPU.

A LOW to HIGH level transition on the selected input port sets internal signal "key\_hit" to 1, while  $WKUP\_POL\_GPIO\_REG[y] = 0$ . This signal triggers the event counter state machine as shown in Figure 49. The debounce counter is loaded with the value of  $WKUP\_CTRL\_REG[WKUP\_DEB\_VALUE]$ . The timer counts down every 1 ms or 125  $\mu$ s. The signal state is constantly monitored. If the debounce counter reaches 0, it means that the key\_hit signal state has been stable over the amount of clock cycles counted by the debounce counter.



**Figure 49. Event counter state machine for the wake-up interrupt generator**

The event counter is edge sensitive. After an active edge is detected, a reverse edge must be detected first before the event counter goes back to the IDLE state and from there starts waiting for a new active edge.

If the event counter is equal to the value set in the WKUP\_COMPARE\_REG register, the counter is reset and an interrupt is generated, if the interrupt generation has been enabled by WKUP\_ENABLE\_IRQ and WKUP2\_ENABLE\_IRQ in the WKUP\_CTRL\_REG.

**NOTE**

There is only one register for both circuits that contains the number of events before an interrupt is issued.

The interrupt can be cleared by writing a value to the register WKUP\_RESET\_IRQ\_REG. The event counter can be reset by writing a value to the register WKUP\_RESET\_CNTR\_REG. The value of the event counter can be read at any time by reading register WKUP\_COUNTER\_REG.

Any of the GPIO inputs can be selected to generate an event by programming the corresponding WKUP/WKUP2\_SELECT\_GPIO\_REG register. When both WKUP/WKUP2\_SELECT\_GPIO\_REG registers are configured to generate a wake-up interrupt, a toggle on any GPIO wakes up the system.

The input signal edge can be selected by programming the WKUP/WKUP2\_POL\_GPIO\_REG registers.

**NOTE**

A minimum of 2 low power clocks pulse is required on a GPIO to be correctly identified as a wake-up edge trigger.

### 18.3 Programming

To configure the clocked wake-up controller:

1. Define the polarity of the triggering GPIOs at WKUP/WKUP2\_POL\_GPIO\_REG.
2. Configure the debouncing counters by programming WKUP\_CTRL\_REG[WKUP\_DEB\_VALUE] with the amount of time (ms) during which the signal should be re-sampled before its state is decided. Note that there is a single bit field for both debouncing counters.
3. Define the number of events that are needed to trigger the wake-up interrupt by programming the WKUP\_COMPARE\_REG. Note there is only one register for both circuits.
4. Allow the interrupt generation by configuring the WKUP\_ENABLE\_IRQ and WKUP2\_ENABLE\_IRQ bit fields, respectively, in the WKUP\_CTRL\_REG.
5. Define which GPIOs are allowed to trigger a wake-up event at WKUP/WKUP2\_SELECT\_GPIO\_REG.
6. Set the system to Deep Sleep mode or Extended Sleep mode by executing the WFI command with the SCR bit set.

## 19. Timer 0

### 19.1 Introduction

Timer 0 is a 16-bit general purpose software programmable timer, which has the ability of generating Pulse Width Modulated (PWM) signals PWM0 and PWM1. It also generates the SWTIM\_IRQ interrupt to the Arm Cortex-M0+. It can be configured in various modes regarding output frequency, duty cycle, and the modulation of the PWM signals. Figure 50 shows the block diagram of Timer 0.

#### Features

- 16-bit general purpose timer
- Ability to generate two PWM signals (PWM0 and PWM1)
- Programmable output frequency (f) with N = 0 to (2<sup>16</sup>-1) and M = 0 to (2<sup>16</sup>-1)

$$f = \frac{(16, 8, 4, 2 \text{ MHz or } 32 \text{ kHz})}{(M + 1) + (N + 1)}$$

- Programmable duty cycle (δ):

$$\delta = \frac{M + 1}{(M + 1) + (N + 1)} \times 100 \%$$

- Separately programmable interrupt timer:

$$T = \frac{(16, 8, 4, 2 \text{ MHz or } 32 \text{ kHz})}{(ON + 1)}$$




Figure 50. Timer 0 block diagram

### 19.2 Architecture

The 16-bit Timer 0 consists of two counters, that is, T0-counter and ON-counter, and three registers, that is, TIMER0\_RELOAD\_M\_REG, TIMER0\_RELOAD\_N\_REG, and TIMER0\_ON\_REG. Upon reset, the counter and register values are 0x0000. Timer 0 generates a PWM signal PWM0, of which the frequency and duty cycle are determined by the contents of the TIMER0\_RELOAD\_N\_REG and the TIMER0\_RELOAD\_M\_REG registers. The PWM1 signal is the inverted version of PWM0.

Timer 0 can run at five different clocks: 16 MHz, 8 MHz, 4 MHz, 2 MHz, or 32 kHz. The 32 kHz clock is selected by default with bit `TIM0_CLK_SEL` in the `TIMER0_CTRL_REG` register. This slow clock has no enabling bit. The other four options can be selected by setting the `TIM0_CLK_SEL` bit and the `TMR_ENABLE` bit in the `CLK_PER_REG` (by default the `TMR_ENABLE` bit is disabled). This register also controls the four higher clock frequency on which Timer 0 runs through the `TMR_DIV` bits. An extra clock divider is available and can be activated through bit `TIM0_CLK_DIV` of the timer control register `TIMER0_CTRL_REG`. This clock divider is only used for the ON-counter and always divides the clock for the ON-counter by 10.

| NOTE   |
|--|
| If the LP clock is selected as system clock, the <code>CLK_AMBA_REG[HCLK]</code> bit field should always be 0 to ensure the proper operation of the timer. |

Timer 0 operates in PWM mode. The signals `PWM0` and `PWM1` can be mapped to any GPIOs.

### Timer 0 PWM mode


If bit `TIM0_CTRL` in the `TIMER0_CTRL_REG` is set, Timer 0 starts running. `SWTIM_IRQ` is generated, and the T0-counter loads its start value from the `TIMER0_RELOAD_M_REG` register and decrements on each clock cycle. The ON-counter also loads its start value from the `TIMER0_ON_REG` register and decrements with the selected clock.

When the T0-counter reaches zero, the internal signal `T0-toggle` is toggled to select the `TIMER0_RELOAD_N_REG` whose value is loaded in the T0-counter. Each time the T0-counter reaches zero, it is alternately reloaded with the values of the M0- and N0-shadow registers. `PWM0` is high when the M0-value decrements and low when the N0-value decrements. For `PWM1` the opposite is applicable because it is inverted. If bit `PWM_MODE` in the `TIMER0_CTRL_REG` register is set, the PWM signals are not HIGH during the "high time" but output a clock in that stage. The frequency is based on the clock settings defined in the `CLK_PER_REG` register (also when the 32-kHz clock is used), but the selected clock frequency is divided by two to get a 50% duty cycle.

If the ON-counter reaches zero, it remains zero until the T0-counter also reaches zero, while decrementing the value loaded from the `TIMER0_RELOAD_N_REG` register (`PWM0` is low). The counter then generates an interrupt (`SWTIM_IRQ`). The ON-counter is reloaded with the value of the `TIMER0_ON_REG` register. The T0-counter as well as the M0-shadow register is loaded with the value of the `TIMER0_RELOAD_M_REG` register. At the same time, the N0-shadow register is loaded with the value of `TIMER0_RELOAD_N_REG` register. Both counters are decremented on the next clock again and the sequence is repeated.

| NOTE   |
|--|
| It is possible to generate interrupts at a high rate by selecting a high clock frequency and low counter values. This could result in missed interrupt events. |

During the time when the ON-counter is non-zero, new values for the ON-register, M0-register, and N0-register can be written, but they are not used by the T0-counter until a full cycle is finished. More specifically, the newly written values in the `TIMER0_RELOAD_M_REG` and `TIMER0_RELOAD_N_REG` registers are only stored into the shadow registers when the ON-counter and the T0-counter have both reached zero and the T0-counter is decrementing the value loaded from the `TIMER0_RELOAD_N_REG` register ([Figure 51](#)).



TIM0580-01

Figure 51. Timer 0 PWM mode

At start-up, both counters and the PWM0 signal are LOW, so at start-up an interrupt is also generated. If Timer 0 is disabled, all flip-flops, counters, and outputs are in reset state except the ON-register, the `TIMER0_RELOAD_N_REG` register, and the `TIMER0_RELOAD_M_REG` register.

The timer input registers, that is, ON-register, `TIMER0_RELOAD_N_REG`, and `TIMER0_RELOAD_M_REG` can be written, and the counter registers ON-counter and T0-counter can be read. When reading from the address of the ON-register, the value of the ON-counter is returned. Reading from the address of either the `TIMER0_RELOAD_N_REG` or the `TIMER0_RELOAD_M_REG` register returns the value of the T0-counter.

It is possible to freeze Timer 0 with bit `FRZ_SWTIM` of the register `SET_FREEZE_REG`. When the timer is frozen, the timer counters are not decremented. This freezes all the timer registers at their last value. The timer continues its operation again when bit `FRZ_SWTIM` is cleared through register `RESET_FREEZE_REG`.

## 19.3 Programming

When LP clock is selected as system clock, `CLK_AMBA_REG[HCLK_DIV]` should be set to 0.

When LP clock is selected as Timer clock, `CLK_PER_REG[TMR_DIV]` should be set to 0

### 19.3.1 Timer Functionality

Timer 0 supports the functionality of a timer for generating interrupts after specific time intervals. To configure the timer operation:

1. Select the timer clock by programming `TIMER0_CTRL_REG[TIM0_CLK_SEL]`. The system or the LP clock can be selected using this option.
2. Select the clock division scaler by programming `CLK_PER_REG[TMR_DIV]`. Note that this setting only applies to the system clock.
3. Define whether Timer 0 will use the clock frequency as is or divided by 10 by programming `TIMER0_CLK_REG[TIM0_CLK_DIV]`.
4. Enable Timer 0 clock by programming `CLK_PER_REG[TMR_ENABLE]`.
5. For 16-bit counting, program `TIMER0_ON_REG` with the expired time in timer 0 clock cycles. `TIMER0_RELOAD_M_REG` and `TIMER0_RELOAD_N_REG` must be set to 0.
6. For 17-bit counting, load 65535 to `TIMER0_RELOAD_M_REG` and the rest to `TIMER0_RELOAD_N_REG`. `TIMER0_ON_REG` must be set to 0.
7. Enable Timer 0 by programming `TIMER0_CTRL_REG[TIM0_CTRL]`.

### 19.3.2 PWM Generation

Timer 0 also supports PWM generation. To configure the PWM generation functionality:

1. Select the timer clock by programming `TIMER0_CTRL_REG[TIM0_CLK_SEL]`. The system or the LP clock can be selected by this option.

2. Select the clock division scaler by programming CLK\_PER\_REG[TMR\_DIV]. Note that this setting only applies to the system clock.
3. Select the PWM mode by programming TIMER0\_CTRL\_REG[PWM\_MODE]. There are two modes supported. In the first one, the PWM signals are 1 during high time. In the second one, the PWM signals send out the (fast) clock divided by two during high time, so the clock frequency will be in the range of 1 to 8 MHz.
4. Enable Timer 0 clock by programming CLK\_PER\_REG[TMR\_ENABLE].
5. Load the "high" value of the duty cycle in TIMER0\_RELOAD\_M\_REG and the "low" value of the duty cycle in TIMER0\_RELOAD\_N\_REG.
6. Set the desired GPIOs in PWM0/PWM1 and output mode.
7. Enable Timer 0 by programming TIMER0\_CTRL\_REG[TIM0\_CTRL].

## Timer 1

### 20.1 Introduction

Timer 1 is an 11-bit timer that can count up or down. It supports a free-running mode with an interrupt generated when zero is reached (also by wrapping around). It can be configured to use the system clock (sys\_clk) or the LP clock (lp\_clk) as the clock source. It supports capturing events on two GPIO channels when the number of clock cycles between these events is known. It can also generate an interrupt after a programmable number of clock cycles after an event. Figure 52 shows the block diagram of Timer 1.

#### Features

- 11-bit up/down counter with free running mode.
- Selectable system or LP clock as source.
- Two channels for capture input triggered by GPIOs.
- Capture capability from two GPIO events with programmable polarity.
- Programmable number of events between the two GPIOs for capturing.
- Timer 1 or RTC snapshot on capture events.
- Interrupt generation.




Figure 52. Timer 1 block diagram

### 20.2 Architecture

Timer 1 is placed in the PD\_TIM power domain which can be kept powered even when the system power domain (containing the CPU) is shut down.

The main operation of Timer 1 is to count up or down, generating an interrupt when it reaches the maximum/minimum value or the threshold that has been programmed as the reload value.

Moreover, Timer 1 comes with a sense block that allows for sensing positive or negative edges on two GPIOs (configurable). The sense block operates in two modes:

- **Counting mode:** Timer1 generates an interrupt upon a configurable amount of edges on a GPIO has been detected. The number of clock cycles was counted between timer start and captured the N - events is stored to CAPCNTx\_VALUE register. When timer detects the first N-events, automatically starts to detect the next N-events until timer is disabled.
- **Capture mode:** Timer 1 saves a snapshot of either its own counter (11 bits) or the RTC port (22 bits) after an edge on a GPIO has been detected. If there is a pending interrupt, a new snapshot is not saved and the TIMER1\_STATUS\_REG[TIMER1\_INx\_OVRFLW] bit is set. This bit is cleared together with the TIMER1\_STATUS\_REG[TIMER1\_Inx\_EVENT] bit.

The same GPIO can be used for both modes.

If Timer 1 is used in the counting mode, it can measure the frequency applied to a GPIO port (see Section 20.3.3).

### 20.3 Programming

When LP clock is selected as system clock, CLK\_AMBA\_REG[HCLK\_DIV] should be set to 0.

#### 20.3.1 Timer Functionality

Timer 1 supports the functionality of a timer for generating interrupts after specific time intervals. To configure the timer functionality:

1. Select the timer clock by programming TIMER1\_CTRL\_REG[TIMER1\_USE\_SYS\_CLK]. The system or the LP clock can be selected by this option.

| NOTE  |
|---|
| If the LP clock is selected as system clock, the CLK_AMBA_REG[HCLK] bit field should always be 0 to ensure the proper operation of the timer. |

2. Enable or disable the free run mode by programming TIMER1\_CTRL\_REG[TIMER1\_FREE\_RUN\_MODE\_EN]. The free run mode can only be used when Timer 1 counts up.
3. Enable Timer 1 interrupt by programming TIMER1\_CTRL\_REG[TIMER1\_IRQ\_EN].
4. Set Timer 1 to count up or down by programming TIMER1\_CTRL\_REG[TIMER1\_COUNT\_DOWN\_EN].
5. Specify the reload value by programming TIMER1\_CTRL\_REG[TIMER1\_RELOAD].
6. Enable the Timer 1 clock by programming TIMER1\_CTRL\_REG[TIMER1\_CLK\_EN].
7. Enable Timer 1 by programming TIMER1\_CTRL\_REG[TIMER1\_ENABLE].

#### 20.3.2 Capture Functionality

Timer 1 can capture a snapshot of the value of RTC or Timer1 counts after a GPIO edge is detected. To configure the capture functionality:

1. Depending on the source of the snapshot value, configure and enable RTC or Timer 1 or both in the capture mode.
2. Set the edge type (rising or falling edge) by programming TIMER1\_CAPTURE\_REG[TIMER1\_IN1\_EVENT\_FALL\_EN] or TIMER1\_CAPTURE\_REG[TIMER1\_IN2\_EVENT\_FALL\_EN], depending on the channel that is used.
3. Set the timer in capture mode by setting TIMER1\_CAPTURE\_REG[TIMER1\_IN1\_COUNT\_EN] = 0 or TIMER1\_CAPTURE\_REG[TIMER1\_IN2\_COUNT\_EN] = 0, depending on the channel that is used.
4. Enable capture interrupt by setting TIMER1\_CAPTURE\_REG[TIMER1\_IN1\_IRQ\_EN] = 1 or TIMER1\_CAPTURE\_REG[TIMER1\_IN2\_IRQ\_EN] = 1, depending on the channel that is used.
5. Set the source of the snapshot value (RTC or Timer 1 count) by setting TIMER1\_CAPTURE\_REG[TIMER1\_IN1\_STAMP\_TYPE] or TIMER1\_CAPTURE\_REG[TIMER1\_IN2\_STAMP\_TYPE], depending on the channel that is used.
6. Set the GPIO that will be used to trigger the capture by setting TIMER1\_CAPTURE\_REG[TIMER1\_GPIO1\_CONF] or TIMER1\_CAPTURE\_REG[TIMER1\_GPIO2\_CONF], depending on the channel that is used.  
Note that the values from 1 to 12 define the P0 pins from 0 to 11.
7. When an interrupt is generated, the capture value will be saved in TIMER1\_CAPCNT1\_VALUE\_REG[TIMER1\_CAPCNT1\_VALUE] or TIMER1\_CAPCNT2\_VALUE\_REG[TIMER1\_CAPCNT2\_VALUE], depending on the channel that is used.
8. Write 1 to TIMER1\_CLR\_EVENT\_REG[TIMER\_CLR\_Inx\_EVENT] to clear the event.

#### 20.3.3 Frequency Measuring Functionality

Timer 1 can measure the frequency applied to a GPIO port. To configure the frequency measure functionality:

1. Configure and enable Timer 1 in count up free mode using the system clock.

2. Set Timer 1 in count mode by setting `TIMER1_CAPTURE_REG[TIMER1_IN1_COUNT_EN] = 1` or `TIMER1_CAPTURE_REG[TIMER1_IN2_COUNT_EN] = 1`, depending on the channel that is used.
3. Enable capture interrupt by setting `TIMER1_CAPTURE_REG[TIMER1_IN1_IRQ_EN] = 1` or `TIMER1_CAPTURE_REG[TIMER1_IN2_IRQ_EN] = 1`, depending on the channel that is used.
4. Set the rising edge by programming `TIMER1_CAPTURE_REG[TIMER1_IN1_EVENT_FALL_EN] = 0` or `TIMER1_CAPTURE_REG[TIMER1_IN2_EVENT_FALL_EN] = 0`, depending on the channel that is used.
5. Set the number of periods plus one, in which Timer 1 counts, by setting `TIMER1_CAPTURE_REG[TIMER1_IN1_PERIOD_MAX]` or `TIMER1_CAPTURE_REG[TIMER1_IN2_PERIOD_MAX]`, depending on the channel that is used.
6. Set the GPIO that will be used to trigger the capture by setting `TIMER1_CAPTURE_REG[TIMER1_GPIO1_CONF]` or `TIMER1_CAPTURE_REG[TIMER1_GPIO1_CONF]`, depending on the channel that is used.  
Note that the values from 1 to 12 define the P0 pins from 0 to 11.
7. After the interrupt is triggered, read the value in `TIMER1_CAPCNT1_VALUE_REG[TIMER1_CAPCNT1_VALUE]` or `TIMER1_CAPCNT2_VALUE_REG[TIMER1_CAPCNT2_VALUE]`, depending on the channel that is used.  
This value indicates the number of cycles that have passed during the period defined in step 5.
8. To calculate the frequency applied to the GPIO, divide the number of periods (step 5) by the cycles (step 7) and multiply the result with the frequency of Timer 1 clock.
9. Write 1 to `TIMER1_CLR_EVENT_REG[TIMER_CLR_Inx_EVENT]` to clear the event.

## Timer 2

### 21.1 Introduction

Timer 2 is basically a PWM generator. It has six PWM outputs. Figure 53 shows the block diagram.




Figure 53. Timer 2 block diagram

#### Features

- 14-bit general purpose timer
- Ability to generate six PWM signals (PWM2, PWM3, PWM4, PWM5, PWM6, and PWM7,)
- Input clock frequency ( $f_{IN}$ ) with  $N = 1, 2, 4, \text{ or } 8$  and  $\text{sys\_clk} = 16 \text{ MHz or } 32 \text{ kHz}$ :

$$f_{IN} = \frac{\text{sys\_clk}}{N}$$

- Programmable output frequency ( $f_{OUT}$ ):

$$f_{OUT} = \left( \frac{f_{IN}}{2} \right) \text{ to } \left( \frac{f_{IN}}{2^{14}-1} \right)$$

- Six outputs with a programmable duty cycle from 0% to 100%
- Used for white LED intensity (on/off) control or motor control.

### 21.2 Architecture

Timer 2 is clocked with the system clock divided by TMR\_DIV (1, 2, 4, or 8) and can be enabled with TRIPLE\_PWM\_CTRL\_REG[TRIPLE\_PWM\_ENABLE].

TRIPLE\_PWM\_FREQUENCY determines the output frequency of the PWM outputs.

**NOTE**

There is a single frequency register for all six PWM outputs.

DUTY\_CNTR is an up-counter counting from 0 up to TRIPLE\_PWM\_FREQUENCY.

If DUTY\_CNTR is equal to the value stored in the respective PWMn\_END\_CYCLE register, it resets the PWMn output to 0.

If DUTY\_CNTR is equal to the value stored in the respective PWMn\_START\_CYCLE register, it sets the PWMn output to 1.

Note that the value of PWMn\_END\_CYCLE and PWMn\_START\_CYCLE must be less than or equal to TRIPLE\_PWM\_FREQUENCY.

The Timer 2 is enabled/disabled by programming the TRIPLE\_PWM\_CTRL\_REG[TRIPLE\_PWM\_EN] bit.

The timing diagram of Timer 2 is shown in Figure 54.

**Freeze function**

During RF activity it may be desirable to temporarily suppress the PWM switching noise. This can be done by setting TRIPLE\_PWM\_CTRL\_REG[HW\_PAUSE\_EN] = 1. The effect is that whenever there is a transmission or a reception process from the Radio, DUTY\_CNTR is frozen and PWMx output is switched to 0 to disable the selected PWMn. As soon as the Radio is idle, that is, RX\_EN or TX\_EN signals are zero, DUTY\_CNTR resumes counting and finalizes the remaining part of the PWM duty cycle.

TRIPLE\_PWM\_CTRL\_REG[SW\_PAUSE\_EN] can be set to 0 to disable the automatic, hardware driven freeze function of the duty counter and keep the duty cycle constant.

Note that the RX\_EN and TX\_EN signals are not software driven but controlled by the Bluetooth® LE core hardware.




Figure 54. Timer 2 timing diagram

**21.3 Programming**

When LP clock is selected as system clock, CLK\_AMBA\_REG[HCLK\_DIV] should be set to 0.

When LP clock is selected as Timer clock, CLK\_PER\_REG[TMR\_DIV] should be set to 0.

**21.3.1 PWM Generation**

Timer 2 only supports PWM generation and does not support normal, interrupt generating, timer functionality as the previous timers do. To configure the PWM generation functionality:

1. Select the clock source for Timer 2 by programming TRIPLE\_PWM\_CTRL\_REG[TRIPLE\_PWM\_CLK\_SEL]. System clock or LP clock can be selected. Note that if the (fast) system clock is selected, the division scaler is the same as the one for Timer 0.
2. Define the GPIOs to which the PWM signals are mapped by programming the respective PID number.
3. Define the frequency of Timer 2 that feeds the PWM waveforms by programming the TRIPLE\_PWM\_FREQUENCY with a value that conforms to the following equation. For example, if Timer 2 clock is 32000 Hz (lp\_clk) and the required frequency for the PWM is 16 kHz, this register should be written with 0x1.

$$\text{Timer2\_clk\_freq\_Hz} / \text{Required\_freq\_Hz} - 1 \tag{4}$$

|             |
|-------------|
| <b>NOTE</b> |
|-------------|

|   |
|---|
| There is a single frequency register for all six PWM outputs. |
|---|

4. Define the duty cycle of each PWM signal. Program the start and end cycle of the pulse at `PWMx_START_CYCLE` and `PWMx_END_CYCLE`, respectively. The available amount of cycles is depicted in the contents of `TRIPLE_PWM_FREQUENCY` register. For example, if the `TRIPLE_PWM_FREQUENCY` has a value of `0x8` and the `START/END_CYCLE` bit fields have a value of 3 and 5, respectively, the PWM signals will rise after three Timer 2 clock cycles and fall after five clock cycles. Every PWM signal has its own register to configure its duty cycle.
5. Enable the PWM signals by programming `TRIPLE_PWM_CTRL_REG[TRIPLE_PWM_ENABLE] = 1`.

### 21.3.2 Freeze Functionality

There is provision to allow hardware to pause PWM signals while RF is active. This can be done by programming `TRIPLE_PWM_CTRL_REG[HW_PAUSE_EN] = 1`. It can also be done through software control by programming `TRIPLE_PWM_CTRL_REG[SW_PAUSE_EN] = 1`.

## 22. Watchdog Timer

### 22.1 Introduction

The Watchdog Timer is an 8-bit timer with a sign bit that can be used to detect an unexpected execution sequence caused by a software run-away and can generate a full system reset (WDOG reset) or a Non-Maskable Interrupt (NMI). [Figure 55](#) shows the block diagram of the Watchdog Timer.

#### Features

- 8-bit down counter with a sign bit, clocked with a 10.24 ms clock for a maximum 2.6 s time-out.
- Non-Maskable Interrupt (NMI) or WDOG reset.
- Optional automatic WDOG reset if NMI handler fails to update the Watchdog register.
- Non-maskable Watchdog freeze of the Cortex-M0+ Debug module when the Cortex-M0+ is halted in Debug state. Maskable Watchdog freeze by user program.




Figure 55. Watchdog timer block diagram

### 22.2 Architecture

The 8-bit watchdog timer is decremented by 1 every 10.24 ms. The timer value can be accessed through the WATCHDOG\_REG register which is set to 255 ( $FF_{16}$ ) at reset. This results in a maximum watchdog time-out of ~2.6 s. During write access, the WATCHDOG\_REG[WDOG\_WEN] bit must be 0. This provides extra filtering for a software run-away by writing ones to all the bits in the WATCHDOG\_REG. If the watchdog timer reaches 0, its value gets a negative value by setting bit 8. The counter sequence becomes 1, 0,  $1FF_{16}$  (-1),  $1FE_{16}$  (-2), till  $1F0_{16}$  (-16).

If WATCHDOG\_CTRL\_REG[NMI\_RST] = 0, the watchdog timer generates an NMI when it reaches 0 and a WDOG reset when it becomes less or equal to -16 ( $1F0_{16}$ ). The NMI handler must write a value that is larger than -16 to the WATCHDOG\_REG to prevent the generation of a WDOG reset when the watchdog timer reaches the value -16 after  $16 \times 10.24 = 163.8$  ms.

If WATCHDOG\_CTRL\_REG[NMI\_RST] = 1, the watchdog timer generates a WDOG reset when it becomes less than or equal to 0.

The WDOG reset is one of the system (SYS) reset sources and resets almost the whole device, including resetting the WATCHDOG\_REG register to 255. For an overview of the complete reset circuit and conditions, see the [POR, hardware, and software reset](#) Section.

For debugging purposes, the Cortex-M0+ Debug module can always freeze the watchdog by setting the DHCSR[DBGKEY | C\_HALT | C\_DEBUGEN] control bits (reflected by the status bit S\_HALT, see [Table 42](#)). This is automatically done by the debugging tool, for example, during step-by-step debugging. Note that this bit also freezes the Wake-up Timer, the Software Timer, and the Bluetooth LE master clock. For additional

information see the `DEBUG_REG[DEBUGS_FREEZE_EN]` mask register. The `C_DEBUGEN` bit cannot be accessed by the user software so that freezing the watchdog is prevented.

In addition to the `S_HALT` bit, the watchdog timer can also be frozen if `NMI_RST = 0` and `SET_FREEZE_REG[FRZ_WDOG]` is set to 1. The watchdog timer resumes counting when `RESET_FREEZE_REG[FRZ_WDOG]` is set to 1. The `WATCHDOG_CTRL_REG[NMI_RST]` bit can only be set by software and is only reset on a SYS reset. Note that if the system is not remapped, that is, the SysRAM is at address `0x07FC0000`, a watchdog fire triggers the BootROM code to be executed again.

### 22.3 Programming

To program the Watchdog Timer:

1. Freeze watchdog by setting the `SET_FREEZE_REG[FRZ_WDOG]` bit (optional).
2. Select NMI and reset events (`WATCHDOG_CTRL_REG[NMI_RST]`).
3. Enable writing of the watchdog timer (`WATCHDOG_REG[WDOG_WEN] = 0`).
4. Write the reload value of the watchdog timer (`WATCHDOG_REG[WDOG_VAL]`, see the register description).
5. Resume watchdog (`RESET_FREEZE_REG[FRZ_WDOG] = 1`), if frozen.

## 23. Temperature Sensor

### 23.1 Introduction

The DA14533 features a built-in temperature sensor.

#### Features

- Temperature range -40 °C to 105 °C
- Absolute accuracy after one-point calibration +/- 4 °C (assuming 25 °C reference temperature)
- 25 °C single point calibration reference value provided in OTP memory.

### 23.2 Architecture

The temperature sensor can be read out through the GP\_ADC.

Figure 56 shown the relationship between the actual ambient temperature and the calculated temperature from the GP\_ADC readout, including possible inaccuracies in  $T_{SENSE\_ACC\_OTP}$  (offset) and  $TC_{SENSE}$  (angle).




Figure 56. Temperature sensor behavior

The recommended formula for single point calibrated temperature reading is as follows:

$$T_x = 25 + (ADC_x - ADC_{OTP\_CAL\_25C}) / (TC_{SENSE} \times 64)$$

Where:

- $T_x$  = calculated single point calibrated die temperature in [°C]
- $ADC_x$  = 16-bit GP\_ADC\_VAL readout (converted to decimal) at temperature  $T_x$
- $ADC_{OTP\_CAL\_25C}$  = 25 °C OTP calibration value recorded during production testing (based on the 16-bit readout)
- $TC_{SENSE}$  = temperature coefficient in [LSB/°C], typical value is 1.45 LSB/°C
- 25 = reference base value in [°C]
- 64 = correction for 16-bit to 10-bit ADC values

For uncalibrated temperature sensor measurements,  $ADC_{OTP\_CAL25C}$  can be replaced by the default value using the formula below:

$$T_x = 25 + (ADC_x - 30272)/(TC_{SENSE} \times 64)$$

Note that this is not recommended because it can result in large offsets.

### NOTE

While measuring and/or calibration, the system's power dissipation should be kept the same, otherwise, the measurement is affected by the internal thermal gradient.

## 23.3 Programming

There is a certain programming sequence required to read the temperature sensor. There are two reading options available: absolute temperature (single-point calibration) and relative temperature.

### 23.3.1 Absolute Temperature

A calibration value at 25 °C is stored in OTP for absolute temperature measurements. When the calibration value from OTP is used, the default GP\_ADC offset calibration settings should be used.

- To enable OTP in normal read mode:
  - $CLK\_AMBA\_REG[OTP\_ENABLE] = 1$
  - $OTPC\_MODE\_REG[OTPC\_MODE\_MODE] = 2$
- To read the calibration value at 25 °C:
  - Read  $ADC_{OTP\_CAL\_25C}$ : the content of  $ADC_{OTP\_CAL\_25C}$  is at the address 0x7F87F28 of the OTP
- To disable OTP:
  - $OTPC\_MODE\_REG[OTPC\_MODE\_MODE] = 0$
  - $CLK\_AMBA\_REG[OTP\_ENABLE] = 0$
- To read back the offset calibration:
  - $Offp = GP\_ADC\_OFFP\_REG[GP\_ADC\_OFFP]$
  - $Offn = GP\_ADC\_OFFN\_REG[GP\_ADC\_OFFN]$

(Store the data if the original values are need later for the application)

- To overwrite the defaults (the settings during factory calibration) with the ADC offset values:
  - $GP\_ADC\_OFFP\_REG[GP\_ADC\_OFFP] = 200$
  - $GP\_ADC\_OFFN\_REG[GP\_ADC\_OFFN] = 200$
- To enable the temperature sensor:
  - $GP\_ADC\_CTRL\_REG[DIE\_TEMP\_EN] = 1$
- Wait 25 μs for the temperature sensor to start up
- To set the advised ADC settings:
  - $GP\_ADC\_TRIM\_REG[GP\_ADC\_LDO\_LEVEL] = 4$
  - $GP\_ADC\_CTRL\_REG[GP\_ADC\_CHOP] = 1$
  - $GP\_ADC\_CTRL\_REG[GP\_ADC\_SE] = 1$
  - $GP\_ADC\_CTRL\_REG[GP\_ADC\_EN] = 1$
  - $GP\_ADC\_CTRL2\_REG[GP\_ADC\_I20U] = 1$
  - $GP\_ADC\_SEL\_REG[GP\_ADC\_SEL\_P] = 4$
  - $GP\_ADC\_CTRL2\_REG[GP\_ADC\_STORE\_DEL] = 0$
- To set sample time and averaging of the ADC sampling:
  - $GP\_ADC\_CTRL2\_REG[GP\_ADC\_SMPL\_TIME] = F$
  - $GP\_ADC\_CTRL2\_REG[GP\_ADC\_CONV\_NRS] = 6$
- To perform ADC conversion:
  - $GP\_ADC\_CTRL\_REG[GP\_ADC\_START] = 1$

- To wait for the conversion to finish, read the register
    - GP\_ADC\_RESULT\_REG[GP\_ADC\_VAL]
  - To write back the original offset values:
    - GP\_ADC\_OFFP\_REG[GP\_ADC\_OFFP] = Offp
    - GP\_ADC\_OFFN\_REG[GP\_ADC\_OFFN] = Offn
- (Restore the original data if need by the application)

### 23.3.2 Relative Temperature

For relative temperature measurements, single-point calibration is not needed. The programming sequence is the following:

- To enable GP\_ADC:
  - GP\_ADC\_CTRL\_REG[DIE\_TEMP\_EN] = 1
- Wait 25  $\mu$ s for the temperature sensor to start up
- To set the advised ADC settings:
  - GP\_ADC\_TRIM\_REG[GP\_ADC\_LDO\_LEVEL] = 4
  - GP\_ADC\_CTRL\_REG[GP\_ADC\_CHOP] = 1
  - GP\_ADC\_CTRL\_REG[GP\_ADC\_SE] = 1
  - GP\_ADC\_CTRL\_REG[GP\_ADC\_EN] = 1
  - GP\_ADC\_CTRL2\_REG[GP\_ADC\_I20U] = 1
  - GP\_ADC\_SEL\_REG[GP\_ADC\_SEL\_P] = 4
  - GP\_ADC\_CTRL2\_REG[GP\_ADC\_STORE\_DEL] = 0
- To set sample time and averaging of the ADC sampling
  - GP\_ADC\_CTRL2\_REG[GP\_ADC\_SMPL\_TIME] = F
  - GP\_ADC\_CTRL2\_REG[GP\_ADC\_CONV\_NRS] = 6
- To perform ADC conversion:
  - GP\_ADC\_CTRL\_REG[GP\_ADC\_START] = 1
- To wait for the conversion to finish, read the register
  - GP\_ADC\_RESULT\_REG[GP\_ADC\_VAL]

## 24. Keyboard Controller

### 24.1 Introduction

The Keyboard controller can be used for debouncing the incoming GPIO signals when implementing a keyboard scanning engine. It generates an interrupt to the CPU (KEYBR\_IRQ).

In parallel, five extra interrupt lines can be triggered by a state change on up to 9 selectable GPIOs (GPIO\_IRQx).

#### Features

- Monitors the 9 available GPIOs.
- Generates a keyboard interrupt on key press or key release.
- Implements debouncing time from 0 up to 63 ms.
- Supports five separate interrupt generation lines from GPIO toggling.

Figure 57 shows the block diagram of the Keyboard Controller.




Figure 57. Keyboard controller block diagram

### 24.2 Architecture

#### 24.2.1 Keyboard Scanner

A HIGH-to-LOW transition on one of the GPIO inputs sets the internal signal "key\_hit" to 1, while  $KBRD\_IRQ\_IN\_SEL0\_REG[KBRD\_LEVEL] = 0$  and  $KBRD\_IRQ\_IN\_SELx\_REG[KBRD\_Pyy\_EN] = 1$ . This signal triggers the state machine of the keyboard interface shown in Figure 58. The debounce timer is loaded with the value of  $GPIO\_DEBOUNCE\_REG[DEB\_VALUE]$ . The timer counts down every 1 ms. When the timer reaches 0 and the "key\_hit" signal is still 1, the timer is loaded with the value of  $KBRD\_IRQ\_IN\_SEL0\_REG[KEY\_REPEAT]$ , generating a repeating sequence of interrupts every time when the timer reaches 0.

When the key is released ( $key\_hit = 0$ ) and the bit  $KBRD\_REL$  (key release) is set to 1, a new debounce sequence is started and a  $KEYBR\_IRQ$  interrupt is generated after the debounce time.

The debounce timer can be disabled with  $GPIO\_DEBOUNCE\_REG[DEB\_ENABLE\_KBRD] = 0$ . The key repeat function can be disabled by setting  $KEY\_REPEAT$  to 0.

The level for generating an interrupt is programmable via bit  $KBRD\_IRQ\_IN\_SEL0\_REG[KBRD\_LEVEL]$ . The key release function can be disabled by setting bit  $KBRD\_IRQ\_IN\_SEL0\_REG[KBRD\_REL]$  to 0. The inputs for






Figure 59. GPIO interrupt generator state machine

## 24.3 Programming

To configure and use the Keyboard controller, follow the steps under each subsection.

### 24.3.1 Keyboard Scanner

1. Enable a keyboard interrupt for the P0\_x by setting the KBRD\_IRQ\_IN\_SEL0\_REG[KBRD\_Px\_EN] bit.
2. Select the logic level by which the interrupt is generated (KBRD\_CTRL\_REG[KBRD\_LEVEL]).
3. Select whether a key release also generates an interrupt (KBRD\_CTRL\_REG[KBRD\_REL]).
4. Select whether repeated interrupts will be generated when a key is held pressed (KBRD\_CTRL\_REG[KEY\_REPEAT]).
5. Set up the debounce time for each key stroke (GPIO\_DEBOUNCE\_REG[DEB\_VALUE]).
6. Enable the debounce timer (GPIO\_DEBOUNCE\_REG[DEB\_ENABLE\_KBRD]).

### 24.3.2 GPIO Interrupts

1. Enable a GPIO interrupt for the P0\_x by setting the GPIO\_IRQx\_IN\_SEL\_REG[KBRD\_IRQ0\_SEL] bit.
2. Select the logic level by which the interrupt is generated (GPIO\_INT\_LEVEL\_CTRL\_REG[INPUT\_LEVELx]).
3. Select whether a key release is needed for an interrupt to be generated after a generated IRQ is cleared (GPIO\_INT\_LEVEL\_CTRL\_REG[EDGE\_LEVELNx]).
4. Set up the debounce time for GPIO trigger (GPIO\_DEBOUNCE\_REG[DEB\_VALUE]).
5. Enable the debounce timer for the selected IRQ (GPIO\_DEBOUNCE\_REG[DEB\_ENABLEx]).

## 25. Input/Output Ports

### 25.1 Introduction

The DA14533 has an I/O pin assignment that can be configured by the software and is organized into the Port 0. Pins from P0\_0 to P0\_5, P0\_7, P0\_8 and P0\_10 are available on the WFFCQFN22 package. Figure 60 shows the block diagram of the IO and its programmability options.

#### Features

- Nine GPIOs (including RST, SW\_CLK, SWDIO, XTAL32Km, and XTAL32Kp).
- Fully programmable pin assignment.
- Selectable 25 kΩ pull-up and pull-down resistors per pin.
- Programmable driving strength outputs.
- Fixed assignment for analog ADC pins.
- Pins can retain their last state when system enters a Sleep mode.




Figure 60. Port P0 with programmable pin assignment and driving strength

## 25.2 Architecture

### 25.2.1 Programmable Pin Assignment

The Programmable Pin Assignment (PPA) provides a multiplexing function to the I/O pins of on-chip peripherals. Any peripheral input or output signal can be freely mapped to any I/O port bit by setting Pxy\_MODE\_REG[4-0]:

0x00 to 0x1F: Peripheral IO ID (PID)

Refer to the registers of Px\_MODE\_REG (x = 00, 01, 02, to 11) for an overview of the available PIDs. The analog ADC has a fixed pin assignment so that the interference with the digital domain is limited. The SWD interface (JTAG) is mapped on P0\_10 for the SWDIO and on P0\_2 for the SWCLK.

#### 25.2.1.1 Priority

The firmware can assign the same peripheral output to more than one pin. It is the users' responsibility to make a unique assignment.

If more than one input signal is assigned to a peripheral input, the left most pin in the lowest port pin number has priority.

### 25.2.1.2 Direction Control

The port direction is controlled by setting Pxy\_MODE\_REG[9-8] to:

- 00 = Input, no resistors selected
- 01 = Input, pull-up resistors selected
- 10 = Input, pull-down resistors selected
- 11 = Output, no resistors selected

In output mode and analog mode, the pull-up/down resistors are automatically disabled.

## 25.2.2 General Purpose Port Registers

The general-purpose ports are selected with PID = 0. The port function is accessible through registers:

- Px\_DATA\_REG: Port data input/output register
- Px\_SET\_OUTPUT\_DATA\_REG: Port set output register
- Px\_RESET\_OUTPUT\_DATA\_REG: Port reset output register

### 25.2.2.1 Port Data Register

The registers input Px\_DATA\_REG and output Px\_DATA\_REG are mapped on the same address.

The data input register (Px\_DATA\_REG) is a read-only register that returns the current state on each port pin, even if the output direction is selected, regardless of the programmed PID, unless the analog function is selected (in this case it reads 0). The Cortex CPU can read this register at any time, even when the pin is configured as an output.

The data output register (Px\_DATA\_REG) holds the data to be driven on the output port pins. In this configuration, writing to this register changes the output value.

### 25.2.2.2 Port Set Data Output Register

Writing a 1 in the set data output register (Px\_SET\_DATA\_REG) sets the corresponding output pin. Writing a 0 is ignored.

### 25.2.2.3 Port Reset Data Output Register

Writing a 1 in the reset data output register (Px\_RESET\_DATA\_REG) resets the corresponding output pin. Writing a 0 is ignored.

## 25.2.3 Fixed Assignment Functionality

Certain signals have a fixed mapping on specific general purpose IOs. This assignment is shown in [Table 49](#).

**Table 49: Fixed assignment of specific signals**

| GPIO  | Reset/SWD (Note 6)  | QUADRATURE DECODER (Note 7) | ADC (Note 8) |
|-------|---------------------|-----------------------------|--------------|
| P0_0  | RST                 | CH6_A                       |              |
| P0_1  | SWDIO (alternative) | CH1_A                       | ADC_0        |
| P0_2  | SWCLK               | CH1_B                       | ADC_1        |
| P0_3  |                     | CH2_A                       |              |
| P0_4  |                     | CH2_B                       |              |
| P0_5  | SWDIO (alternative) | CH3_A                       |              |
| P0_7  |                     | CH4_A                       | ADC_3        |
| P0_8  |                     | CH6_B                       |              |
| P0_10 | SWDIO               | CH5_B                       |              |

**Note 6** The SWD signal mapping is defined by SYS\_CTRL\_REG[DEBUGGER\_ENABLE]. However, these signals are mapped on the ports by default. The alternative SWD mapping is selected by the SYS\_CTRL\_REG[DEBUGGER\_ENABLE] bit field. The RST default functionality can be disabled by the HWR\_CTRL\_REG[DISABLE\_HWR] bit.

**Note 7** The mapping of the quadrature decoder signals on the respective pins is overruled by the QDEC\_CTRL2\_REG[CHx\_PORT\_SEL] register.

**Note 8** The ADC function can be selected by the PID bit field on the respective Px port.

### 25.2.4 Types of GPIO Pads

There are two different types for the GPIO pads, namely, type A and type B. Their block diagrams are shown in Figure 61 and Figure 62.




Figure 61. Type A GPIO Pad - GPIO with Schmitt trigger on input




Figure 62. Type B GPIO Pad - GPIO with Schmitt trigger and RC filter on input

Red signals are latched when the system enters a Sleep mode.

### 25.2.5 Driving Strength

Pads can be configured regarding their driving capability using PAD\_WEAK\_CTRL\_REG. There are only two levels available for the load that the pad can support, namely normal = 3.5 mA typical, and reduced = 0.35 mA typical.

## 26. General Purpose ADC

### 26.1 Introduction

The DA14533 is equipped with a high-speed ultra-low-power 10-bit general purpose Analog-to-Digital Converter (GPADC). It can operate in unipolar (single ended) mode as well as in bipolar (differential) mode. The ADC has its own voltage regulator (LDO) of 0.9 V, which represents the full-scale reference voltage. Figure 63 shows the block diagram of the GPADC.

#### Features

- 10-bit dynamic ADC with 125 ns typical conversion time
- Maximum sampling rate 1 Msample/s
- 128× averaging; conversion time 1 ms, up to 11b ENOB
- Ultra-low power (20  $\mu$ A typical supply current at 100 ksample/s)
- Four single-ended or two differential external input channels (GPIOs)
- Battery, DCDC outputs, and the internal  $V_{DD}$  monitoring channels
- Chopper function
- Offset adjust
- Common-mode input level adjust
- Configurable attenuator: 1×, 2×, 3× and 4×




Figure 63. Block diagram of GPADC

### 26.2 Architecture

The ADC architecture shown in Figure 63 has the following subblocks:

- Analog to Digital converter (ADC).

- ADC analog part internally clocked with 100 MHz.
- ADC logic part clocked with the ADC\_CLK which is the 16 MHz system clock (sys\_clk).
- 0.9 V LDO for the ADC supply with a high PSRR enabled with GP\_ADC\_CTRL\_REG[GP\_ADC\_EN].
- Configurable attenuator with 1×, 2×, 3×, and 4× attenuation controlled by GP\_ADC\_CTRL2\_REG[GP\_ADC\_ATTEN].
- APB Bus interface clocked with the APB clock. Control and status registers are available through registers GP\_ADC\_\*.
- Maskable Interrupt (ADC\_IRQ) and DMA request (ADC\_DMA\_REQ).
- ADC input channel selector. Up to four GPIO ports, the battery and DCDC output ( $V_{BAT\_HIGH}$  and  $V_{BAT\_LOW}$ ), the internal  $V_{DD}$ , and the analog ground level (AVS) can be measured.

### 26.2.1 Input Channels

Table 50 summarizes the ADC input channels. The GPIO signals at the channels [3:0] can be monitored both single-ended and differentially. The signals at the 4-7 inputs can be monitored single-ended or differentially with respect to the GPIOs.

**Table 50: ADC input channels**

| Channel | Signal                  | Description                                |
|---------|-------------------------|--|
| 3:0     | GPIO [P0_1, P0_2, P0_7] | General Purpose Inputs                     |
| 4       | Temperature Sensor      | Temperature Sensor                         |
| 5       | $V_{BAT\_HIGH}$         | $V_{BAT\_HIGH}$ rail                       |
| 6       | $V_{BAT\_LOW}$          | $V_{BAT\_LOW}$ rail                        |
| 7       | $V_{DD}$                | $V_{DD}$ rail for the digital power domain |

Table 51 summarizes the voltage ranges which can be handled with the single-ended or differential operation for different attenuation values. The single-ended/differential mode is controlled by the bit GP\_ADC\_CTRL\_REG[GP\_ADC\_SE], and the attenuation is handled by the bit GP\_ADC\_CTRL2\_REG[GP\_ADC\_ATTEN].

**Table 51: GPADC external input channels and voltage range**

| GP_ADC_ATTEN | GP_ADC_SE | Input scale      | Input limits       |
|--------------|-----------|------------------|--------------------|
| 0 (1 ×)      | 0         | -0.9 V to +0.9 V | -1 V to +1 V       |
|              | 1         | 0 V to +0.9 V    | -0.1 V to 1V       |
| 1 (2 ×)      | 0         | -1.8 V to +1.8 V | -1.9 V to +1.9 V   |
|              | 1         | 0 V to +1.8 V    | -0.1 V to 1.9 V    |
| 2 (3 ×)      | 0         | -2.7 V to +2.7 V | -2.8 V to +2.8 V   |
|              | 1         | 0 V to +2.7 V    | -0.1 V to 2.8 V    |
| 3 (4 ×)      | 0         | -3.6 V to +3.6 V | -3.45 V to +3.45 V |
|              | 1         | 0 V to +3.6 V    | -0.1 V to 3.45 V   |

### 26.2.2 Operating Modes

The GPADC operation flow diagram is shown in Figure 64.




Figure 64. GPADC operation flow diagram

### 26.2.2.1 Enabling the ADC

Enabling/disabling of the ADC is triggered by configuring bit GP\_ADC\_CTRL\_REG[GP\_ADC\_EN]. When the bit is set to 1, first the LDO is enabled. Then after the delay value set in GP\_ADC\_CTRL3\_REG[GP\_ADC\_EN\_DEL] (typically 16 μs to account for the LDO settling time), the ADC will be enabled, and an AD conversion can be started. See Table 52 for recommended values.

**Table 52: ADC\_LDO start-up delay**

| f <sub>ADC_CLK</sub> | GP_ADC_EN_DEL | T <sub>ADC_EN_DEL</sub> |
|----------------------|---------------|-------------------------|
| 16 MHz               | 0x40          | 16 μs                   |

Formula:

$$GP\_ADC\_EN\_DEL = T_{ADC\_EN\_DEL} \times f_{ADC\_CLK} / 4$$

This value must be rounded up to the nearest integer.

The GPADC is a dynamic ADC and consumes no static power, except for the **ADC\_LDO** which consumes approximately 20 μA. Therefore, GP\_ADC\_EN must be set to 0 if the ADC is not used.

### 26.2.2.2 Manual Mode

An AD conversion can be started by setting GP\_ADC\_START to 1. While a conversion is active, GP\_ADC\_START remains 1. When a conversion is finished, the hardware sets GP\_ADC\_START to 0 and GP\_ADC\_INT to 1 (interrupt), and GP\_ADC\_RESULT\_REG contains the valid ADC value. While a conversion is active, writing 1 to GP\_ADC\_START will not start a new conversion. SW should always check that bit GP\_ADC\_START = 0 before starting a new conversion.

### 26.2.2.3 Continuous Mode

Setting GP\_ADC\_CTRL\_REG[GP\_ADC\_CONT] to 1 enables the continuous mode, which automatically starts a new AD conversion when the current conversion has been completed. The GP\_ADC\_START bit is only needed once to trigger the first conversion. As long as the continuous mode is active, GP\_ADC\_RESULT\_REG always contains the latest ADC value.

To correctly terminate the continuous mode, it is required to disable the GP\_ADC\_CONT bit first and then wait until the GP\_ADC\_START bit is cleared to 0, so the ADC is in a defined state.

**NOTE**

Before making any changes to the ADC settings, users must disable the continuous mode by setting bit GP\_ADC\_CONT to 0 and waiting until bit GP\_ADC\_START = 0.

At full speed the ADC consumes approximately 50 to 60 μA. If the data rate is less than 100 ksample/s, the current consumption will be in the order of 25 μA.

The time interval between two successive AD conversions is programmable with GP\_ADC\_CTRL3\_REG[GP\_ADC\_INTERVAL] in steps of 1.024 ms. If GP\_ADC\_INTERVAL = 0, the conversion will restart immediately. If GP\_ADC\_INTERVAL is not zero, the ADC first synchronizes to the delay clock before starting the conversion. This can take up to 1 ms.

## 26.2.3 Conversion Modes

### 26.2.3.1 AD Conversion

Each AD conversion has three phases:

- Sampling
- Conversion
- Storage

The AD conversion starts with the sampling phase. This phase ends after the time set in GP\_ADC\_CTRL2\_REG[GP\_ADC\_SMPL\_TIME] and triggers the conversion phase. If GP\_ADC\_CTRL2\_REG[GP\_ADC\_STORE\_DEL] = 0, handshaking is used, that is, the ADC result is stored when a conversion is finished. Otherwise, a fixed (programmable) delay is used, and the result is stored regardless of whether the conversion is finished or not.

The total conversion time of an AD conversion depends on various settings. In short, it is as follows.

$$T_{ADC} = \frac{N_{CONV} \cdot (N_{CYCL\_SMPL} + N_{CYCL\_STORE})}{f_{ADC\_CLK}} \quad (5)$$

Where

- $N_{CONV}$  = the number of conversions. This is related to the value programmed in GP\_ADC\_CTRL2\_REG[GP\_ADC\_CONV\_NRS], following  $2^{GP\_ADC\_CONV\_NRS}$ . When GP\_ADC\_CTRL2\_REG[GP\_ADC\_CHOP] is set, the minimum value for  $N_{CONV}$  is always 2.
- $N_{CYCL\_SMPL}$  = the number of ADC\_CLK cycles used for sampling, which is  $8 \times GP\_ADC\_CTRL2\_REG[GP\_ADC\_SMPL\_TIME]$ .
- $N_{CYCL\_STORE}$  = the number of ADC\_CLK cycles until the result is stored. When GP\_ADC\_CTRL2\_REG[GP\_ADC\_STORE\_DEL] = 0, handshaking is used. With handshaking, the number of ADC\_CLK cycles is typically three. This value may spread from sample to sample and over temperature, otherwise the number of ADC\_CLK cycles is  $GP\_ADC\_CTRL2\_REG[GP\_ADC\_STORE\_DEL] + 1$ .

### 26.2.3.1.1 Sampling Phase

The sampling time can be programmed via GP\_ADC\_CTRL2\_REG[GP\_ADC\_SMPL\_TIME] and depends on the sampling time constant in combination with the desired sampling accuracy. This sampling time constant,  $T_{ADC\_SMPL}$  (Table 53), then depends on the output impedance of the source, the internal resistive dividers, and the internal sampling capacitor. And the number of required time constants is given by the natural logarithm of the desired accuracy, that is,  $\ln(2^{N_{BIT}})$ . For  $N_{BIT} = 10$ -bit accuracy, 7-time constants are required.

**Table 53: ADC sampling time constant ( $T_{ADC\_SMPL}$ )**

| ADC input                        | $T_{ADC\_SMPL}$  |
|----------------------------------|--|
| GPADC0, GPADC1 (GP_ADC_ATTN = 0) | $R_{OUT} \times 0.5 \text{ pF}$ (Differential Input)<br>$R_{OUT} \times 1 \text{ pF}$ (Single-Ended Input)   |
| GPADC0, GPADC1 (GP_ADC_ATTN = 1) | $(R_{OUT} + 120 \text{ k}\Omega) \times 0.5 \text{ pF}$ (Differential Input)<br>$(R_{OUT} + 120 \text{ k}\Omega) \times 1 \text{ pF}$ (Single-Ended Input) |

Formula:

$$GP\_ADC\_SMPL\_TIME = \ln(2^{N_{BIT}}) \times T_{ADC\_SMPL} \times f_{ADC\_CLK} / 8$$

This value must be rounded up to the nearest integer.

### 26.2.3.1.2 Conversion and Storage Phase

**One AD conversion typically takes around 125 ns with a 100 MHz clock.** The result can be stored either by handshaking or after a fixed number of cycles (programmable).

- Handshake mode (GP\_ADC\_STORE\_DEL = 0):

In handshake mode the conversion result is available in GP\_ADC\_RESULT\_REG after two sampling ADC\_CLK cycles plus two conversion ADC\_CLK cycles plus two ADC\_CLK cycles for synchronization.

- Fixed delay mode (GP\_ADC\_STORE\_DEL > 0):

In fixed delay mode the conversion result is available in GP\_ADC\_RESULT\_REG after the programmed storage delay, regardless of whether the conversion is ready or not. Note that when the delay is too short (that is, the conversion is not finished in the allocated time), the old (previous) ADC result is stored.

### 26.2.3.2 Averaging

To reduce noise and improve performance, multiple samples can be averaged out (assuming the time average of noise equals zero). This is handled by hardware and can be controlled by setting GP\_ADC\_CTRL2\_REG[GP\_ADC\_CONV\_NRS] to a non-zero value. The actual number of the consecutive samples taken is by  $2^{GP\_ADC\_CONV\_NRS}$ .

Because the internal noise also acts as a form of dither, the actual accuracy can be improved. Therefore, the ADC result is not truncated to 10-bit but stored as 16-bit left aligned, and truncation is left for the user. The expected Effective Number of Bits (ENOB) is shown in Table 54.

Table 54: ENOB in Oversampling mode

| GP_ADC_CONV_NRS | ENOB (left aligned) in GP_ADC_RESULT_REG |
|-----------------|--|
| 0               | > 9                                      |
| 1               | > 9                                      |
| 2               | > 9                                      |
| 3               | > 10                                     |
| 4               | > 10                                     |
| 5               | > 10                                     |
| 6               | > 11                                     |
| 7               | > 11                                     |

### 26.2.3.3 Chopper Mode

Inherently, the ADC has a DC offset ( $E_{OFS}$ ). When GP\_ADC\_CTRL\_REG[GP\_ADC\_CHOP] is set to 1, the hardware triggers two consecutive AD conversions and flips the sign of the offset in-between. Summing the two samples effectively cancels out the inherent ADC offset. This method also smooths other non-ideal effects and is recommended for DC and the slowly changing signals.

When combined with averaging, every other AD conversion is taken with the opposite sign. Without averaging two AD conversions are always triggered.

A DC offset causes saturation effects at zero scale or full scale. When chopping is used without offset calibration, non-linear behavior is introduced towards zero scale and full scale.

### 26.2.4 Additional Settings

The hardware also supports pre-ADC attenuation via GP\_ADC\_CTRL2\_REG[GP\_ADC\_ATTN]:

- Setting 0 disables the attenuator
- Setting 1 scales the input range by a factor of two
- Setting 2 scales the input range by a factor of three
- Setting 3 scales the input range by a factor of four

With bit GP\_ADC\_CTRL\_REG[GP\_ADC\_MUTE] = 1, the input is connected to  $0.5 \times$  ADC reference. So, the ideal ADC result should be 511.5. Any deviation from this is the ADC offset.

With bit GP\_ADC\_CTRL\_REG[GP\_ADC\_SIGN] = 1, the sign of the offset is inverted. When chopper is used, the hardware alternates GP\_ADC\_SIGN = 0 and 1. This bit is typically only used for the offset calibration routine described in Section 26.2.6 and has no specific use to the end user.

### 26.2.5 Non-Ideal Effects

Besides Differential Non-Linearity (DNL) and Integral Non-Linearity (INL), each ADC has a gain error (linear) and an offset error (linear). The gain error ( $E_G$ ) of the GPADC affects the effective input range. The offset error ( $E_{OFS}$ ) causes the effective input scale to become non-centered. The offset error can be reduced by chopping and/or by offset calibration.

The ADC result will also include some noise. If the input signal itself is noise free (inductive effects included), the average noise level will be  $\pm 1$  LSB. Reducing noise effects can be done by taking more samples and calculating the average value. This can be done by programming GP\_ADC\_CTRL2\_REG[GP\_ADC\_CONV\_NRS] to a non-zero value.

With a "perfect" input signal (for example, if a filter capacitor is placed close to the input pin), most of the noise comes from the low-power voltage regulator (LDO) of the ADC. Since DA14533 is targeted for ultra-compact applications, there is no pin available to add a capacitor at this voltage regulator output.

The dynamic current of the ADC causes extra noise at the regulator output. This noise can be reduced by setting bits GP\_ADC\_CTRL2\_REG[GP\_ADC\_I20U]. Bit GP\_ADC\_I20U enables a constant 20  $\mu$ A load current at the regulator output so that the current will not drop to zero. This, obviously, increases power consumption by 20  $\mu$ A.

## 26.2.6 Offset Calibration

A relatively high offset error ( $E_{OFFS}$ , up to 30 mV, so approximately 30 LSB) is caused by a very small dynamic comparator. This offset error can be cancelled with the chopping function, but it still causes unwanted saturation effects at zero scale or full scale. With GP\_ADC\_OFFP\_REG and GP\_ADC\_OFFN\_REG, the offset error can be compensated in the ADC network itself. To calibrate the ADC, follow the steps in [Table 55](#). In this routine, 0x200 is the target mid-scale of the ADC.

**Table 55: GPADC calibration procedure for Single-Ended and Differential modes**

| Step | Single-Ended mode (GP_ADC_SE = 1)  | Differential mode (GP_ADC_SE = 0)   |
|------|--|---|
| 1    | Set GP_ADC_OFFP = GP_ADC_OFFN = 0x200;<br>GP_ADC_MUTE = 0x1; GP_ADC_SIGN = 0x0.    | Set GP_ADC_OFFP = GP_ADC_OFFN = 0x200;<br>GP_ADC_MUTE = 0x1; GP_ADC_SIGN = 0x0. |
| 2    | Start conversion.  | Start conversion.   |
| 3    | $adc\_off\_p = GP\_ADC\_RESULT - 0x200$  | $adc\_off\_p = GP\_ADC\_RESULT - 0x200$   |
| 4    | Set GP_ADC_SIGN = 0x1.   | Set GP_ADC_SIGN = 0x1.  |
| 5    | Start conversion.  | Start conversion.   |
| 6    | $adc\_off\_n = GP\_ADC\_RESULT - 0x200$  | $adc\_off\_n = GP\_ADC\_RESULT - 0x200$   |
| 7    | GP_ADC_OFFP = 0x200 - 2 × $adc\_off\_p$<br>GP_ADC_OFFN = 0x200 - 2 × $adc\_off\_n$ | GP_ADC_OFFP = 0x200 - $adc\_off\_p$<br>GP_ADC_OFFN = 0x200 - $adc\_off\_n$      |

To increase the accuracy, it is recommended to set the GP\_ADC\_CTRL2\_REG[GP\_ADC\_SMPL\_TIME] = 2 or 3 and GP\_ADC\_CTRL2\_REG[GP\_ADC\_CONV\_NRS] = 3 or 4 prior to this routine.

It is recommended to implement the above calibration routine during the initialization phase of DA14533. To verify the calibration results, check whether the GP\_ADC\_RESULT value is close to 0x200 while bit GP\_ADC\_CTRL\_REG[GP\_ADC\_MUTE] = 1.

## 26.2.7 Zero-Scale Adjustment

The GP\_ADC\_OFFP and GP\_ADC\_OFFN registers can also be used to set the zero-scale or full-scale input level at a certain target value. For instance, they can be used to calibrate GP\_ADC\_RESULT to 0x000 at an input voltage of exactly 0.0 V, or to calibrate the zero scale of a sensor.

## 26.2.8 Common Mode Adjustment

The common mode level of the differential signal must be 0.45 V = Full Scale/2 (or 1.35 V with GP\_ADC\_ATTEN = 2, that is, 3× attenuation). If the common mode input level of 0.45 V cannot be achieved, the common mode level of the GPADC can be adjusted via GP\_ADC\_OFFP\_REG and GP\_ADC\_OFFN\_REG according to [Table 56](#). The GPADC can tolerate a common mode margin of up to 50 mV.

**Table 56: Common mode adjustment**

| CM voltage ( $V_{CCM}$ ) | GP_ADC_OFFP = GP_ADC_OFFN |
|--------------------------|---------------------------|
| 0.225 V                  | 0x300                     |
| 0.450 V                  | 0x200                     |
| 0.675 V                  | 0x100                     |

Any other common mode levels between 0.0 V and 0.9 V can be calculated from [Table 56](#). Offset calibration can be combined with common mode adjustment by replacing the 0x200 value in the offset calibration routine with the value required to get the appropriate common mode level.

## 26.2.9 Input Impedance, Inductance, and Input Settling

The GPADC has no input buffer stage. During the sampling phase, a capacitor of 0.5 pF in differential mode or 1 pF in single-ended mode is switched to the input line(s). The pre-charge of this capacitor is at midscale level, so the input impedance is infinite.

During the sampling phase, a certain settling time is required. A 10-bit accuracy requires at least seven-time constants  $T_{ADC\_SMPL}$ , determined by the output impedance of the input signal source, the internal resistive dividers, and the 0.5 pF or 1 pF sampling capacitor. See [Table 53](#).

The inductance from the signal source to the ADC input pin must be very small. Otherwise, filter capacitors are required from the input pins to ground (single-ended mode) or from pin to pin (differential mode).

### 26.3 Programming

To program and use the GPADC:

1. Enable the GPADC by setting the GP\_ADC\_CTRL\_REG[GP\_ADC\_EN] bit.
2. Set up the GPIO input (P0\_x\_MODE\_REG[PID] = 15).
3. Select the input channel (GP\_ADC\_SEL\_REG).
4. Select the sampling mode (differential or single ended) by writing the GP\_ADC\_CTRL\_REG[GP\_ADC\_SE] bit.
5. Select between the manual mode and the continuous mode of sampling (GP\_ADC\_CTRL\_REG[GP\_ADC\_CONT]).
6. Set up extra options (see GP\_ADC\_CTRLx\_REG description)
7. Start the conversion by setting GP\_ADC\_CTRL\_REG[GP\_ADC\_START] bit.
8. Wait for GP\_ADC\_CTRL\_REG[GP\_ADC\_START] to become 0 or interrupt being triggered (when used).
9. Clear the ADC interrupt by writing any value to GP\_ADC\_CLEAR\_INT\_REG.
10. Get the ADC result from the GP\_ADC\_RESULT\_REG.

## 27. Real Time Clock

### 27.1 Introduction

The DA14533 is equipped with a Real Time Clock (RTC) which provides the complete clock and calendar information with automatic time units adjustment and easy configuration.

#### Features

- Complete time of day clock: 12/24 hour, hours, minutes, seconds, and hundredths of a second.
- Calendar function: day of week, date of month, month, year, century, leap year compensation, and year 2000 compliant.
- Alarm function: month, date, hour, minute, second, and hundredths of a second.
- Event interrupt on any calendar or time unit.
- Available during sleep if the power domain PD\_TIM is kept alive.
- Granularity of 10 ms (RTC\_CLK).
- Provides 22 LSB to Timer 1 upon a capture trigger.




Figure 65. Real Time Clock block diagram

### 27.2 Architecture

The architecture of the RTC is shown in [Figure 65](#).

The RTC supports a year range from 1900 to 2999 as well as full month, date, minute, second, and hundredth of second ranges. It also supports hour ranges of 0 to 23 (24-hour format) or 1 to 12 with a.m./p.m. flag (12-hour format).

Alarms can be generated in two ways, as a one-time alarm or as a recurring alarm. In addition to alarms, the RTC can detect when a particular event occurs. Each field of the calendar and time counter can generate an event when it rolls over. For example, an event can be generated every new month, new week, new day, new half day (12-hour mode), new minute, or new second. Both alarms and events can generate an interrupt. All the interrupts can be set, enabled, disabled, or masked at any time.

The LSB (22) of the port showing a full of 32-bit information on the current time is latched by Timer 1 (TIMER1\_CAPCNT1/2\_VALUE\_REG) if instructed by Timer 1 configuration. This allows for storing an RTC based snapshot upon an event on a GPIO.

### 27.3 Programming

To configure the RTC:

1. Configure the 100 Hz RTC granularity if needed:
  - a. Based on the selected LP clock (for example, 32768 kHz), set the CLK\_RTCDIV\_REG[RTC\_DIV\_INT] = 327 (= 0x147).  
These values should be equal to the integer divisor part of the formula  
 $F_{LP\_CLK}/100 = 327.680$ .
  - b. Based on the selected LP clock (for example, 32768 kHz), set the CLK\_RTCDIV\_REG[RTC\_DIV\_FRAC] = 680 (= 0x2A8).  
These values should be equal to the fractional divisor part of the formula  
 $F_{LP\_CLK}/100 = 327.680$ .
  - c. To achieve a better accuracy of the divisor, configure the denominator for the fractional division accordingly (CLK\_RTCDIV\_REG[RTC\_DIV\_DENOM]).
  - d. Enable the 100 Hz RTC granularity by setting the CLK\_RTCDIV\_REG [RTC\_DIV\_ENABLE] bit.
2. Enable the time functionality by clearing the RTC\_CONTROL\_REG[RTC\_TIME\_DISABLE].
3. Enable the calendar functionality by clearing the RTC\_CONTROL\_REG[RTC\_CAL\_DISABLE].
4. Choose between 12-hour or 24-hour mode (RTC\_HOUR\_MODE\_REG[RTC\_HMS]).
5. Configure the time (RTC\_TIME\_REG).
6. Configure the date (RTC\_CALENDAR\_REG).
7. Set up a time alarm if needed (RTC\_ALARM\_ENABLE\_REG).
8. Set up a calendar alarm if needed (RTC\_CALENDAR\_ALARM\_REG).
9. Enable the configured alarms (RTC\_ALARM\_ENABLE\_REG[RTC\_ALARM\_xxxx\_EN]).
10. Configure the interrupt generation when an alarm happens (RTC\_INTERRUPT\_ENABLE\_REG). Disable the interrupt generation with RTC\_INTERRUPT\_DISABLE\_REG.
11. Configure the event flag generation when an alarm happens (RTC\_EVENT\_FLAGS\_REG).
12. Define whether a software reset resets the RTC (RTC\_KEEP\_RTC\_REG[RTC\_KEEP]).

## 28. Power

As discussed in [Section 4.2](#), the integrated power management unit (PMU) comprises the DCDC converter and various LDOs, the  $V_{DD}$  Clamp, and the POR circuitry. The details of these blocks are discussed in the following sections.

### 28.1 DCDC Converter

The DA14533 can be configured in two configurations: buck and DCDC bypass. The integrated part of the DCDC is the same for both configurations, that is, the black building blocks in. The Buck configuration is configured on the PCB, distinguished with the red external components in [Figure 66](#). In Bypass configuration, the  $V_{BAT\_HIGH}$  and  $V_{BAT\_LOW}$  rails are connected, so the DCDC is bypassed.




Figure 66. DCDC block diagram - buck configuration

- In Buck configuration, the battery is connected to  $V_{BAT\_HIGH}$ , and DCDC supplies power to  $V_{BAT\_LOW}$  rail
- In DCDC Bypass configuration,  $V_{BAT\_HIGH}$  is connected to  $V_{BAT\_LOW}$  and the battery is connected to both rails.

The DCDC level can be programmed by `POWER_LEVEL_REG[DCDC_LEVEL]` and a fine trimming is available by `POWER_LEVEL_REG[DCDC_TRIM]`.

In Buck configuration, to enable the DCDC converter in Sleep mode, the `POWER_CTRL_REG[DCDC_ENABLE_SLEEP]` should be used. When this bit is set and the system goes to sleep, the DCDC converter is enabled instead of the retention LDOs. When in Sleep mode, the  $V_{BAT\_LOW}$  rail is monitored by the same comparator as in Active mode, but the RC32K clock is used instead of the RC32M clock. When undervoltage is detected, the RC32M is enabled together with the DCDC-FSM and the  $V_{BAT\_LOW}$  rail is charged. If the voltage on the rail is OK, the RC32M and DCDC-FSM are turned off again. This results in duty cycled operation of the DCDC converter, where the duty cycle depends on the load current.

For Buck configuration, a typical DCDC efficiency at 25°C as a function of the load current for different battery voltages ( $V_{BAT} = V_{BAT\_HIGH}$ ) is shown in [Figure 67](#).




Figure 67. DCDC efficiency in buck configuration

## 28.2 LDOs

Several LDOs are used in the DA14533 to provide a stable power supply to the rails and the building blocks.

- V<sub>DD</sub>\_Clamp generates a trimmable ~0.75 V V<sub>DD</sub> supply voltage for the AON (always on) DCORE power domain from V<sub>BAT\_HIGH</sub> or V<sub>BAT\_LOW</sub> when the system is in Hibernation mode.
- LDO\_LOW provides power to the V<sub>BAT\_LOW</sub> rail in the buck configuration with a typical output voltage of 1.2 V. This LDO is used during start-up and can also be used after start-up. Alternatively, it can be disabled and the V<sub>BAT\_LOW</sub> rail can be supplied by the DCDC converter. The LDO has a low power setting which is used to maintain the V<sub>BAT\_LOW</sub> rail during Sleep mode if the DCDC is disabled. See Section 4.2.3 for more details.
- LDO\_CORE supplies the internal V<sub>DD</sub> from V<sub>BAT\_LOW</sub>. In Active mode, it generates 0.9 V and in Sleep mode 0.75 V.
- LDOs for the RF and the analog building blocks generate 0.9 V when the particular blocks are active. When the blocks are switched off, the LDOs are disabled.

## 28.3 POR Circuit

The POR\_LOW circuit issues a POR when the V<sub>BAT\_LOW</sub> voltage is below the threshold voltage V<sub>IL</sub> for more than 50 μs. The POR is cleared when the battery voltage is above V<sub>IH</sub> for at least 25 μs. The threshold levels of the POR circuit are summarized in Section 3.12.

The POR\_HIGH circuit issues a POR when the V<sub>BAT\_HIGH</sub> voltage is below the V<sub>IL</sub> for more than 50 μs. The POR is cleared when the battery voltage is above V<sub>IH</sub> for at least 25 μs. The threshold levels of the POR circuit are summarized in Section 3.12.

## 29. Bluetooth® LE Core

The Bluetooth® Low Energy core used in DA14533 is a qualified Bluetooth® 5.3 baseband controller compatible with the Bluetooth LE specification and it is in charge of packet encoding/decoding and frame scheduling.

The block diagram of Bluetooth LE core is shown in [Figure 68](#).

### Features

- Compliant with Bluetooth® Core Specification, v5.3, Bluetooth® SIG.
  - Dual topology
  - Low duty cycle advertising
  - L2CAP connection-oriented channels
- All device classes support (Broadcaster, Central, Observer, and Peripheral).
- All packet types (Advertising, Data, and Control).
- Dedicated Encryption (AES/CCM).
- Bit stream processing (CRC and Whitening).
- FDMA/TDMA/events formatting and synchronization.
- Frequency hopping calculation.
- Operating clock 16 MHz or 8 MHz.
- Low power modes supporting 32.0 kHz, 32.768 kHz, or 15 kHz.
- Supports powerdown of the baseband during the protocol's idle periods.




Figure 68. Bluetooth LE core block diagram

### 29.1 Architecture

#### 29.1.1 Exchange Memory

The Bluetooth LE Core requires access to a memory space named "Exchange Memory" to store control structures and frame buffers. The access to Exchange Memory is performed through the AHB Master interface. The base address of the Exchange Memory is programmable by means of the BLE\_EM\_BASE register.

## 29.2 Programming

### 29.2.1 Wake-up IRQ

When the Bluetooth LE core switches to "Bluetooth LE Deep Sleep mode", the only way to correctly exit from this state is by generating initially the BLE\_WAKEUP\_LP\_IRQ and consecutively the BLE\_SLP\_IRQ. This sequence must be followed regardless of the cause of the termination of the "BLE Deep Sleep mode", that is, regardless of whether the Bluetooth LE Timer has expired or Bluetooth LE Timer has been stopped due to the assertion of BLE\_WAKEUP\_REQ.

The assertion and de-assertion of BLE\_WAKEUP\_LP\_IRQ is fully controlled through the BLE\_ENBPRESET\_REG bit fields. A detailed description is as follows:

- **TWIRQ\_SET:** it defines the number of "ble\_lp\_clk" cycles before the expiration of the Bluetooth LE Timer when the BLE\_WAKEUP\_LP\_IRQ must be asserted. It is recommended to select a TWIRQ\_SET value larger than the amount of time that is required to finish trimming the XTAL 32 MHz (refer to XTAL32M\_TRIM\_READY) plus the execution time of the IRQ Handler. If the programmed value of TWIRQ\_SET is less than the minimum recommended value, the system wakes up but the actual Bluetooth LE sleep duration (see BLE\_DEEPSLSTAT\_REG) is larger than the programmed sleep duration (see BLE\_DEEPSLWKUP\_REG).
- **TWIRQ\_RESET:** it defines the number of "ble\_lp\_clk" cycles before the expiration of the sleep period when BLE\_WAKEUP\_LP\_IRQ is de-asserted. It is recommended to always set its value to 1.
- **TWEXT:** it determines the high period of BLE\_WAKEUP\_LP\_IRQ if an external wake-up event (refer to GP\_CONTROL\_REG[BLE\_WAKEUP\_REQ]) occurs. Its minimum value is "TWIRQ\_RESET + X", where X is the number of "ble\_lp\_clk" clock cycles that BLE\_WAKEUP\_LP\_IRQ is held high. The recommended value is "TWIRQ\_RESET + 1". Note that as soon as GP\_CONTROL\_REG[BLE\_WAKEUP\_REQ] is set to 1, BLE\_WAKEUP\_LP\_IRQ is asserted.
- **Minimum Bluetooth LE Sleep Duration:** The minimum value of BLE\_DEEPSLWKUP\_REG[DEEPSLTIME] bit, measured in "ble\_lp\_clk" cycles, is the higher value between (a) "TWIRQ\_SET + 1" and (b) the software execution time from setting BLE\_DEEPSLCTL\_REG[DEEP\_SLEEP\_ON] up to preparing CPU to accept the BLE\_WAKEUP\_LP\_IRQ (for example, to call the Cortex instruction WFI). If the programmed DEEPSLTIME is less than the minimum value of BLE\_DEEPSLWKUP\_REG[DEEPSLTIME], the BLE\_WAKEUP\_LP\_IRQ Handler may execute sooner than the call of the Cortex WFI instruction in the example and cause software instability.

### 29.2.2 Switch from Bluetooth LE Active Mode to Bluetooth LE Deep Sleep Mode

Software can set the Bluetooth LE core into the "Bluetooth LE Deep Sleep mode" by first programming the timing of BLE\_WAKEUP\_LP\_IRQ generation, then programming the desired sleep duration at BLE\_DEEPSLWKUP\_REG, and finally set the register bit BLE\_DEEPSLCTL\_REG[DEEP\_SLEEP\_ON].

During the "Bluetooth LE Deep Sleep mode", the Bluetooth LE Core switches to the "ble\_lp\_clk" (15 kHz, 32.0 kHz, or 32.768 kHz) to maintain its internal 625 μs timing reference. Software must poll the state of BLE\_CNTL2\_REG[RADIO\_PWRDN\_ALLOW] to detect the completion of this mode transition. When the "ble\_lp\_clk" is used for base time reference, software must disable the Bluetooth LE clocks ("ble\_master1\_clk", "ble\_master2\_clk", and "ble\_crypt\_clk") by setting the CLK\_RADIO\_REG[BLE\_ENABLE] register bit to 0.

Finally, software can optionally power down the Radio Subsystem by using the PMU\_CTRL\_REG[RADIO\_SLEEP] and the Peripheral and System power domains as well.

Figure 69 shows the waveforms when the Bluetooth LE Deep Sleep mode is entered. In this case, as soon as the software detects that RADIO\_PWRDOWN\_ALLOW is 1, it sets the PMU\_CTRL\_REG[RADIO\_SLEEP] to power down the Radio Subsystem. In Figure 69, Figure 70, Figure 71, Figure 72, and Figure 73, the corresponding Bluetooth LE Core signals are marked with red while Radio Subsystem is in power-down state and they remain red-marked during the period when RADIO\_SLEEP is set.




Figure 69. Entering Bluetooth® LE Deep Sleep mode

### 29.2.3 Switch from Bluetooth LE Deep Sleep Mode to Bluetooth LE Active Mode

There are two possibilities for the Bluetooth LE Core to terminate the Bluetooth LE Deep Sleep mode:

- Termination at the end of a predetermined time.
- Termination on software wake-up request due to an external event.

#### 29.2.3.1 Switching at an Anchor Point

Figure 72 shows a typical Bluetooth LE deep sleep phase that is terminated at a predetermined time. After a configurable time before the scheduled wake-up time (configured through the BLE\_ENBPRESET\_REG register bit fields), the Bluetooth LE Timer asserts the BLE\_WAKEUP\_LP\_IRQ to wake up the CPU (powering up the System Power Domain). The BLE\_WAKEUP\_LP\_IRQ Interrupt Handler prepares the code environment and the XTAL32M oscillator stabilization (see SYS\_STAT\_REG[XTAL32\_SETTLED]) and decides when the Bluetooth LE Core is ready to exit the Bluetooth LE Deep Sleep mode.

When the software decides that the Bluetooth LE Core can wake up, it must enable the Bluetooth LE clocks (through CLK\_RADIO\_REG[BLE\_ENABLE]) and power up the Radio Power Domain (refer to PMU\_CTRL\_REG[RADIO\_SLEEP] and SYS\_STAT\_REG[RAD\_IS\_UP]).

After the sleep period is expired (as specified in BLE\_DEEPSLWKUP\_REG[DEEPSLTIME]), the Bluetooth LE Timer does not exit the Bluetooth LE Deep Sleep mode until it detects that the Bluetooth LE Core is powered up. That means, if the software requires more time to power up the Bluetooth LE Core, the final sleep duration (provided by BLE\_DEEPSLSTAT\_REG) is longer than the preprogrammed value.

When the Bluetooth LE Timer expires, Bluetooth LE clocks are enabled, and the Bluetooth LE Core (Radio Subsystem) is powered up, the Bluetooth LE Core exists the "Bluetooth LE Core Deep Sleep mode" and asserts the BLE\_SLP\_IRQ.




Figure 70. Exit Bluetooth LE Deep Sleep mode at predetermined time (zoom in)




Figure 71. Exit Bluetooth LE Deep Sleep mode after predetermined time (zoom in)





Figure 72. Exit Bluetooth LE Deep Sleep mode at predetermined time (zoom out)

### 29.2.3.2 Switching due to an External Event

Figure 73 shows a wake-up from a Bluetooth LE deep sleep period forced by the assertion of register bit `GP_CONTROL_REG[BLE_WAKEUP_REQ]`.

Assume that the system is in Extended Sleep state with all power domains switched off and both the wake-up timer and wake-up controller programmed appropriately. Then assume that an event is detected at one of the GPIOs, causing the System Power Domain to wake up due to `WKUP_QUADDEC_IRQ`. In that case, the software decides to wake up the Bluetooth LE core, then it sets the `GP_CONTROL_REG[BLE_WAKEUP_REQ]` to 1 to force the wake-up sequence.

In Figure 73, `BLE_WAKEUP_REQ` is raised by the software as soon as possible, causing `BLE_WAKEUP_LP_IRQ` Handler to be executed as soon as possible. It is also possible to raise `BLE_WAKEUP_REQ` after the detection of `XTAL32_TRIM_READY`, causing both `BLE_WAKEUP_LP_IRQ` and `BLE_SLP_IRQ` Handlers to be executed sequentially. The decision depends on the software structure and the application.



**Figure 73. Exit Bluetooth LE Deep Sleep mode due to external event**

As soon as the bit field BLE\_WAKEUP\_REQ is set to 1, BLE\_WAKEUP\_LP\_IRQ is asserted. In that case, the high period of BLE\_WAKEUP\_LP\_IRQ is controlled through TWEXT. The recommended value of TWEXT is "TWIRQ\_RESET + 1", meaning that BLE\_WAKEUP\_LP\_IRQ remains high for one "ble\_lp\_clk" period.

If the BLE\_WAKEUP\_REQ is high, entering the sleep mode is prohibited. Note that BLE\_WAKEUP\_REQ event can be disabled by setting BLE\_DEEPSLCNTL\_REG[EXTWKUPDSB].

## 30. Radio

### 30.1 Introduction

The Radio Transceiver implements the RF part of the Bluetooth® LE protocol. Together with the Bluetooth® 5.3 PHY layer, it provides up to 98.5 dB RF link budget for reliable wireless communication. All RF blocks are supplied by on-chip low-drop out-regulators (LDOs). The bias scheme is programmable per block and optimized for minimum power consumption. The radio block diagram is given in [Figure 74](#). It comprises the Receiver, Transmitter, Synthesizer, RX/TX combiner block, and Biasing LDOs.

#### Features

- Single ended RFIO interface, 50  $\Omega$  matched
- Alignment free operation
- -94.5 dBm receiver sensitivity
- Configurable transmit output power from -19 dBm up to +4 dBm
- Ultra-low power consumption
- Fast frequency tuning minimizes overhead.




Figure 74. Bluetooth radio block diagram

### 30.2 Architecture

#### 30.2.1 Receiver

The RX frontend consists of a selective matching network, a low noise amplifier (LNA), and an image rejection down conversion mixer. The intermediate frequency (IF) part of the receiver comprises a filter with a programmable gain. The LNA and IF Filter gains are controlled by the Automatic Gain Control (AGC). This provides the necessary signal conditioning prior to digitalization. The digital demodulator block (DEM) provides a synchronous bit stream.

#### 30.2.2 Synthesizer

The RF Synthesizer generates the quadrature LO signal for the mixer, but also generates the modulated TX output signal. The Digitally Controlled Oscillator (DCO) runs at twice the required frequency and a dedicated

divide-by-2 circuit generates the 2.4 GHz signals in the required phase relations. The reference frequency is the 32 MHz crystal clock. The modulation of the TX frequency is performed by two-point modulation.

### 30.2.3 Transmitter

The RF power amplifier (RFPA) is an extremely efficient Class-D structure, typically providing the power ranging from -19 dBm to +4 dBm to the antenna. It is fed by the DCO's divide-by-2 circuit and delivers its TX power to the antenna pin through the combined RX/TX matching circuit.

### 30.2.4 RFIO

The RX/TX combiner block is a unique feature of DA14533. It makes sure that the received power is applied to the LNA with minimum losses towards the RFPA. In TX mode, the LNA poses a minimal load for the RFPA and its input pins are protected from the RFPA. In both modes, the single-ended RFIO port is matched to a resistor of 50  $\Omega$  to provide the simplest possible interfacing to the antenna on the printed circuit board.

### 30.2.5 Biasing

All RF blocks are supplied by on-chip LDOs. The bias scheme is programmable and optimized for minimum power consumption.

### 30.2.6 RF Monitoring

The Radio is equipped with a monitoring block whose responsibility is to acquire the data provided by the RF Unit and other analog resources, to combine them in words of 32 bits (when necessary), and to store them in system's memory. Data can be the output of the Demodulator (I and Q) or be provided by the GPADC. With the monitoring block, production tests of the corresponding block can be achieved.

## 31. Registers

This section contains a detailed view of the DA14533 registers. It is organized as follows:

- An overview table is presented initially, which depicts all register names, addresses, and descriptions.
- A detailed bit level description of each register follows.

The register file of the Arm® Cortex®-M0+ can be found in the following documents available on the website:

**Devices Generic User Guide:**

<https://developer.arm.com/documentation/dui0497/a/CHDBIBGJ>

**Technical Reference Manual:**

<https://developer.arm.com/docs/ddi0484/c/preface>

These documents contain the register descriptions for the Nested Vectored Interrupt Controller (NVIC), the System Control Block (SCB), and the System Timer (SysTick).

### 31.1 Analog Miscellaneous Registers

**Table 57: Register map ANAMISC**

| Address    | Register                          | Description                              |
|------------|-----------------------------------|--|
| 0x50001600 | <a href="#">CLK_REF_SEL_REG</a>   | Select clock for oscillator calibration  |
| 0x50001602 | <a href="#">CLK_REF_CNT_REG</a>   | Count value for oscillator calibration   |
| 0x50001604 | <a href="#">CLK_REF_VAL_L_REG</a> | XTAL32M reference cycles, lower 16 bits  |
| 0x50001606 | <a href="#">CLK_REF_VAL_H_REG</a> | XTAL32M reference cycles, higher 16 bits |

**Table 58: [CLK\\_REF\\_SEL\\_REG](#) (0x50001600)**

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 3   | R/W  | EXT_CNT_EN_SEL<br>0: Enable XTAL_CNT counter by the REF_CLK selected by REF_CLK_SEL.<br>1: Enable XTAL_CNT counter from an external input.   | 0x0   |
| 2   | R/W  | REF_CAL_START<br>Writing 1 starts a calibration of the clock selected by CLK_REF_SEL_REG[REF_CLK_SEL]. This bit is cleared when calibration is finished, and CLK_REF_VAL is ready. | 0x0   |
| 1:0 | R/W  | REF_CLK_SEL<br>Select clock input for calibration:<br>0x0: RC32K<br>0x1: RC32M<br>0x2: XTAL32K<br>0x3: RCX   | 0x0   |

**Table 59: [CLK\\_REF\\_CNT\\_REG](#) (0x50001602)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:0 | R/W  | REF_CNT_VAL<br>Indicates the calibration time, with a decrement counter to 1. | 0x0   |

Table 60: CLK\_REF\_VAL\_L\_REG (0x50001604)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:0 | R    | XTAL_CNT_VAL<br>Returns the number of the DIVN clock cycles counted during the calibration time, defined with REF_CNT_VAL | 0x0   |

Table 61: CLK\_REF\_VAL\_H\_REG (0x50001606)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:0 | R    | XTAL_CNT_VAL<br>Returns the number of the DIVN clock cycles counted during the calibration time, defined with REF_CNT_VAL | 0x0   |

## 31.2 Bluetooth® LE Core Registers

Table 62: Register map BLE

| Address    | Register                   | Description  |
|------------|----------------------------|--|
| 0x40000000 | BLE_RWBLECNTL_REG          | Bluetooth LE Control register  |
| 0x40000004 | BLE_VERSION_REG            | Version register   |
| 0x40000008 | BLE_RWBLECONF_REG          | Configuration register   |
| 0x4000000c | BLE_INTCNTL_REG            | Interrupt controller register  |
| 0x40000010 | BLE_INTSTAT_REG            | Interrupt status register  |
| 0x40000014 | BLE_INTRAWSTAT_REG         | Interrupt raw status register  |
| 0x40000018 | BLE_INTACK_REG             | Interrupt acknowledge register   |
| 0x4000001c | BLE_BASETIMECNT_REG        | Base time reference counter  |
| 0x40000020 | BLE_FINETIMECNT_REG        | Fine time reference counter  |
| 0x40000024 | BLE_BDADDR_L_REG           | Bluetooth LE device address LSB register   |
| 0x40000028 | BLE_BDADDR_H_REG           | Bluetooth LE device address MSB register   |
| 0x4000002c | BLE_CURRENT_RXDESC_PTR_REG | RX Descriptor Pointer for the Receive Buffer Chained List                                |
| 0x40000030 | BLE_DEEPSLCNTL_REG         | Deep-Sleep control register  |
| 0x40000034 | BLE_DEEPSLWKUP_REG         | Time (measured in Low Power clock cycles) in Deep Sleep mode before waking up the device |
| 0x40000038 | BLE_DEEPSLSTAT_REG         | Duration of the last deep sleep phase register   |
| 0x4000003c | BLE_ENBPRESET_REG          | Time in low power oscillator cycles register   |
| 0x40000040 | BLE_FINECNTCORR_REG        | Phase correction value register  |
| 0x40000044 | BLE_BASETIMECNT_CORR_REG   | Base Time Counter  |
| 0x40000050 | BLE_DIAGCNTL_REG           | Diagnostics Register   |
| 0x40000054 | BLE_DIAGSTAT_REG           | Debug use only   |

## Bluetooth 5.3 SoC for Automotive Applications

| Address    | Register             | Description                              |
|------------|----------------------|--|
| 0x40000058 | BLE_DEBUGADDMAX_REG  | Upper limit for the memory zone          |
| 0x4000005c | BLE_DEBUGADDMIN_REG  | Lower limit for the memory zone          |
| 0x40000060 | BLE_ERRORYPESTAT_REG | Error Type Status registers              |
| 0x40000064 | BLE_SWPROFILING_REG  | Software Profiling register              |
| 0x40000074 | BLE_RADIOCNTL1_REG   | Radio interface control register         |
| 0x40000080 | BLE_RADIOPWRUPDN_REG | RX/TX powerup/down phase register        |
| 0x40000090 | BLE_ADVCHMAP_REG     | Advertising Channel Map                  |
| 0x400000a0 | BLE_ADVTIM_REG       | Advertising Packet Interval              |
| 0x400000a4 | BLE_ACTSCANSTAT_REG  | Active scan register                     |
| 0x400000b0 | BLE_WLPUBADDPTR_REG  | Start address of public devices list     |
| 0x400000b4 | BLE_WLPRIVADDPTR_REG | Start address of private devices list    |
| 0x400000b8 | BLE_WLNBDEV_REG      | Devices in white list                    |
| 0x400000c0 | BLE_AESCNTL_REG      | Start AES register                       |
| 0x400000c4 | BLE_AESKEY31_0_REG   | AES encryption key                       |
| 0x400000c8 | BLE_AESKEY63_32_REG  | AES encryption key                       |
| 0x400000cc | BLE_AESKEY95_64_REG  | AES encryption key                       |
| 0x400000d0 | BLE_AESKEY127_96_REG | AES encryption key                       |
| 0x400000d4 | BLE_AESPTR_REG       | Pointer to the block to encrypt/decrypt  |
| 0x400000d8 | BLE_TXMICVAL_REG     | AES/CCM plain MIC value                  |
| 0x400000dc | BLE_RXMICVAL_REG     | AES/CCM plain MIC value                  |
| 0x400000e0 | BLE_RFTESTCNTL_REG   | RF Testing Register                      |
| 0x400000e4 | BLE_RFTESTTXSTAT_REG | RF Testing Register                      |
| 0x400000e8 | BLE_RFTESTRXSTAT_REG | RF Testing Register                      |
| 0x400000f0 | BLE_TIMGENCNTL_REG   | Timing Generator Register                |
| 0x400000f4 | BLE_GROSSTIMTGT_REG  | Gross Timer Target value                 |
| 0x400000f8 | BLE_FINETIMTGT_REG   | Fine Timer Target value                  |
| 0x400000fc | BLE_SAMPLECLK_REG    | Samples the Base Time Counter            |
| 0x40000100 | BLE_COEXIFCNTL0_REG  | Coexistence interface Control 0 Register |
| 0x40000104 | BLE_COEXIFCNTL1_REG  | Coexistence interface Control 1 Register |

| Address    | Register          | Description                               |
|------------|-------------------|---|
| 0x40000108 | BLE_BLEMPRIO0_REG | Coexistence interface Priority 0 Register |
| 0x4000010c | BLE_BLEMPRIO1_REG | Coexistence interface Priority 1 Register |
| 0x40000200 | BLE_CNTL2_REG     | Bluetooth LE Control Register 2           |
| 0x40000208 | BLE_EM_BASE_REG   | Exchange Memory Base Register             |
| 0x4000020c | BLE_DIAGCNTL2_REG | Debug use only                            |
| 0x40000210 | BLE_DIAGCNTL3_REG | Debug use only                            |

Table 63: BLE\_RWBLECNTL\_REG (0x40000000)

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 31  | R0/W | <p>MASTER_SOFT_RST</p> <p>Reset the complete Bluetooth LE Core except registers and timing generator, when written with 1. Resets at 0 when action is performed. No action happens if it is written with 0.</p>  | 0x0   |
| 30  | R0/W | <p>MASTER_TGSOFT_RST</p> <p>Reset the timing generator, when written with 1. Resets at 0 when action is performed. No action happens if it is written with 0.</p>  | 0x0   |
| 29  | R/W  | <p>REG_SOFT_RST</p> <p>Reset the complete register block, when written with 1. Resets at 0 when action is performed. No action happens if it is written with 0.</p> <p>Note that INT_STAT is not cleared, so you should also write to BLE_INTACK_REG after the software reset.</p>   | 0x0   |
| 28  | R0/W | <p>SWINT_REQ</p> <p>Forces the generation of ble_sw_irq when written with 1, and proper masking is set. Resets at 0 when action is performed. No action happens if it is written with 0.</p>   | 0x0   |
| 26  | R0/W | <p>RFTEST_ABORT</p> <p>Abort the current RF Testing defined as per CS-FORMAT when written with 1. Resets at 0 when action is performed. No action happens if it is written with 0.</p> <p>Note that when RFTEST_ABORT is requested:</p> <ol style="list-style-type: none"> <li>1) In case of infinite TX, the Packet Controller FSM stops at the end of the current byte in process, and processes accordingly the packet CRC.</li> <li>2) In case of Infinite RX, the Packet Controller FSM either stops as the end of the current Packet reception (if Access address has been detected), or simply stop the processing switching off the RF.</li> </ol> | 0x0   |
| 25  | R0/W | <p>ADVERT_ABORT</p> <p>Abort the current Advertising event when written with 1. Resets at 0 when action is performed. No action happens if it is written with 0.</p>   | 0x0   |
| 24  | R0/W | <p>SCAN_ABORT</p> <p>Abort the current scan window when written with 1. Resets at 0 when action is performed. No action happens if it is written with 0.</p>   | 0x0   |
| 22  | R/W  | <p>MD_DSB</p> <p>0: Normal operation of MD bits management<br/>           1: Allow a single TX/RX exchange whatever the MD bits are<br/>           - value forced by software from TX Descriptor<br/>           - value just saved in RX Descriptor during reception</p>   | 0x0   |
| 21  | R/W  | <p>SN_DSB</p> <p>0: Normal operation of Sequence number</p>  | 0x0   |

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
|       |      | 1: Sequence Number Management disabled<br>- value forced by software from TX Descriptor<br>- value ignored in RX, where no SN error reported  |       |
| 20    | R/W  | NESN_DSB<br>0: Normal operation of Acknowledge<br>1: Acknowledge scheme disabled<br>- value forced by software from TX Descriptor<br>- value ignored in RX, where no NESN error reported  | 0x0   |
| 19    | R/W  | CRYPT_DSB<br>0: Normal operation. Encryption/Decryption enabled<br>1: Encryption/Decryption disabled<br>Note that if CS-CRYPT_EN is set, then MIC is generated, and only data encryption is disabled, meaning data sent are plain data.               | 0x0   |
| 18    | R/W  | WHIT_DSB<br>0: Normal operation. Whitening enabled<br>1: Whitening disabled   | 0x0   |
| 17    | R/W  | CRC_DSB<br>0: Normal operation. CRC removed from data stream.<br>1: CRC stripping disabled on RX packets, CRC replaced by 0x000 in TX.  | 0x0   |
| 16    | R/W  | HOP_REMAP_DSB<br>0: Normal operation. Frequency Hopping Remapping algorithm enabled<br>1: Frequency Hopping Remapping algorithm disabled  | 0x0   |
| 13:12 | R/W  | -<br>Reserved   | 0x0   |
| 9     | R/W  | ADVERTFILT_EN<br>Advertising Channels Error Filtering Enable control<br>0: Bluetooth LE Core reports all errors to RW-Bluetooth LE Software<br>1: Bluetooth LE Core reports only correctly received packet, without error to RW-Bluetooth LE Software | 0x0   |
| 8     | R/W  | RWBLE_EN<br>0: Disable Bluetooth LE Core Exchange Table pre-fetch mechanism<br>1: Enable Bluetooth LE Core Exchange table pre-fetch mechanism   | 0x0   |
| 7:4   | R/W  | RXWINSZDEF<br>Default RX Window size in $\mu$ s. Used when device:<br>- is master connected<br>- performs its second receipt. 0 is not a valid value. Recommended value is 10 (in decimal).   | 0x0   |
| 2:0   | R/W  | SYNCERR<br>Indicates the maximum number of errors allowed to recognize the synchronization word   | 0x0   |

Table 64: BLE\_VERSION\_REG (0x40000004)

| Bit   | Mode | Symbol/Description | Reset |
|-------|------|--------------------|-------|
| 31:24 | R    | TYP                | 0x7   |

| Bit   | Mode | Symbol/Description                                    | Reset |
|-------|------|---|-------|
|       |      | Bluetooth LE Core Type                                |       |
| 23:16 | R    | REL<br>Bluetooth LE Core version Major release number | 0x1   |
| 15:8  | R    | UPG<br>Bluetooth LE Core Upgrade number               | 0x0   |
| 7:0   | R    | BUILD<br>Bluetooth LE Core Build number               | 0x0   |

Table 65: BLE\_RWBLECONF\_REG (0x40000008)

| Bit   | Mode | Symbol/Description   | Reset |
|-------|------|--|-------|
| 29:24 | R    | ADD_WIDTH<br>Value of the RW_BLE_ADDRESS_WIDTH parameter concerted into binary               | 0xF   |
| 22:16 | R    | RFIF<br>Radio Interface ID   | 0x2   |
| 13:8  | R    | CLK_SEL<br>Operating Frequency (in MHz)  | 0x0   |
| 6     | R    | DECIPHER<br>0: AES deciphering not present   | 0x0   |
| 5     | R    | DMMODE<br>0: Bluetooth LE Core is used as a standalone Bluetooth LE device                   | 0x0   |
| 4     | R    | INTMODE<br>1: Interrupts are trigger level generated, stays active at 1 till acknowledgement | 0x1   |
| 3     | R    | COEX<br>1: WLAN Coexistence mechanism present  | 0x1   |
| 2     | R    | USEDDBG<br>1: Diagnostic port instantiated   | 0x1   |
| 1     | R    | USECRYPT<br>1: AES-CCM Encryption block present  | 0x1   |
| 0     | R    | BUSWIDTH<br>Processor bus width:<br>1: 32 bits   | 0x1   |

Table 66: BLE\_INTCNTL\_REG (0x4000000C)

| Bit   | Mode | Symbol/Description   | Reset |
|-------|------|--|-------|
| 15    | R/W  | CSCNTDEVMSK<br>CSCNT interrupt mask during event. This bit allows to enable CSCNT interrupt generation during events (advertising, scanning, initiating, and connection)<br>0: CSCNT Interrupt not generated during events<br>1: CSCNT Interrupt generated during events | 0x1   |
| 14:10 | R    | -<br>Reserved  | 0x0   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 9   | R/W  | SWINTMSK<br>Software triggered interrupt Mask<br>0: Interrupt not generated<br>1: Interrupt generated                              | 0x0   |
| 8   | R/W  | EVENTAPFAINTMSK<br>End of event/anticipated pre-fetch abort interrupt Mask<br>0: Interrupt not generated<br>1: Interrupt generated | 0x1   |
| 7   | R/W  | FINETGTIMINTMSK<br>Fine Target Timer Mask<br>0: Interrupt not generated<br>1: Interrupt generated                                  | 0x0   |
| 6   | R/W  | GROSSTGTIMINTMSK<br>Gross Target Timer Mask<br>0: Interrupt not generated<br>1: Interrupt generated                                | 0x0   |
| 5   | R/W  | ERRORINTMSK<br>Error Interrupt Mask<br>0: Interrupt not generated<br>1: Interrupt generated  | 0x0   |
| 4   | R/W  | CRYPTINTMSK<br>Encryption engine Interrupt Mask<br>0: Interrupt not generated<br>1: Interrupt generated                            | 0x1   |
| 3   | R/W  | EVENTINTMSK<br>End of event Interrupt Mask<br>0: Interrupt not generated<br>1: Interrupt generated                                 | 0x1   |
| 2   | R/W  | SLPINTMSK<br>Sleep Mode Interrupt Mask<br>0: Interrupt not generated<br>1: Interrupt generated                                     | 0x1   |
| 1   | R/W  | RXINTMSK<br>RX Interrupt Mask<br>0: Interrupt not generated<br>1: Interrupt generated  | 0x1   |
| 0   | R/W  | CSCNTINTMSK<br>625 $\mu$ s Base Time Interrupt Mask<br>0: Interrupt not generated<br>1: Interrupt generated                        | 0x1   |

Table 67: BLE\_INTSTAT\_REG (0x40000010)

| Bit | Mode | Symbol/Description | Reset |
|-----|------|--------------------|-------|
| 9   | R    | SWINTSTAT          | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | Software triggered interrupt status<br>0: No software triggered interrupt<br>1: A software triggered interrupt is pending   |       |
| 8   | R    | EVENTAPFAINTSTAT<br>End of event/Anticipated Pre-Fetch Abort interrupt status<br>0: No End of Event interrupt<br>1: An End of Event interrupt is pending                            | 0x0   |
| 7   | R    | FINETGTIMINTSTAT<br>Masked Fine Target Timer Error interrupt status<br>0: No Fine Target Timer interrupt<br>1: A Fine Target Timer interrupt is pending                             | 0x0   |
| 6   | R    | GROSSTGTIMINTSTAT<br>Masked Gross Target Timer interrupt status<br>0: No Gross Target Timer interrupt<br>1: A Gross Target Timer interrupt is pending                               | 0x0   |
| 5   | R    | ERRORINTSTAT<br>Masked Error interrupt status<br>0: No Error interrupt<br>1: An Error interrupt is pending  | 0x0   |
| 4   | R    | CRYPTINTSTAT<br>Masked Encryption engine interrupt status<br>0: No Encryption/Decryption interrupt<br>1: An Encryption/Decryption interrupt is pending                              | 0x0   |
| 3   | R    | EVENTINTSTAT<br>Masked End of Event interrupt status<br>0: No End of Advertising/Scanning/Connection interrupt<br>1: An End of Advertising/Scanning/Connection interrupt is pending | 0x0   |
| 2   | R    | SLPINTSTAT<br>Masked Sleep interrupt status<br>0: No End of Sleep Mode interrupt<br>1: An End of Sleep Mode interrupt is pending  | 0x0   |
| 1   | R    | RXINTSTAT<br>Masked Packet Reception interrupt status<br>0: No RX interrupt<br>1: An RX interrupt is pending  | 0x0   |
| 0   | R    | CSCNTINTSTAT<br>Masked 625 $\mu$ s base time reference interrupt status<br>0: No 625 $\mu$ s Base Time interrupt<br>1: A 625 $\mu$ s Base Time interrupt is pending                 | 0x0   |

Table 68: BLE\_INTRAWSTAT\_REG (0x40000014)

| Bit | Mode | Symbol/Description                                      | Reset |
|-----|------|---|-------|
| 9   | R    | SWINTRAWSTAT<br>Software triggered interrupt raw status | 0x0   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
|     |      | 0: No software triggered interrupt<br>1: A software triggered interrupt is pending   |       |
| 8   | R    | <b>EVENTAPFAINTRAWSTAT</b><br>End of event/Anticipated Pre-Fetch Abort interrupt raw status<br>0: No End of Event interrupt<br>1: An End of Event interrupt is pending                     | 0x0   |
| 7   | R    | <b>FINETGTIMINTRAWSTAT</b><br>Fine Target Timer Error interrupt raw status<br>0: No Fine Target Timer interrupt<br>1: A Fine Target Timer interrupt is pending                             | 0x0   |
| 6   | R    | <b>GROSSTGTIMINTRAWSTAT</b><br>Gross Target Timer interrupt raw status<br>0: No Gross Target Timer interrupt<br>1: A Gross Target Timer interrupt is pending                               | 0x0   |
| 5   | R    | <b>ERRORINTRAWSTAT</b><br>Error interrupt raw status<br>0: No Error interrupt<br>1: An Error interrupt is pending  | 0x0   |
| 4   | R    | <b>CRYPTINTRAWSTAT</b><br>Encryption engine interrupt raw status<br>0: No Encryption/Decryption interrupt<br>1: An Encryption/Decryption interrupt is pending                              | 0x0   |
| 3   | R    | <b>EVENTINTRAWSTAT</b><br>End of Event interrupt raw status<br>0: No End of Advertising/Scanning/Connection interrupt<br>1: An End of Advertising/Scanning/Connection interrupt is pending | 0x0   |
| 2   | R    | <b>SLPINTRAWSTAT</b><br>Sleep interrupt raw status<br>0: No End of Sleep Mode interrupt<br>1: An End of Sleep Mode interrupt is pending  | 0x0   |
| 1   | R    | <b>RXINTRAWSTAT</b><br>Packet Reception interrupt raw status<br>0: No RX interrupt<br>1: An RX interrupt is pending  | 0x0   |
| 0   | R    | <b>CSCNTINTRAWSTAT</b><br>625 $\mu$ s base time reference interrupt raw status<br>0: No 625 $\mu$ s Base Time interrupt<br>1: A 625 $\mu$ s Base Time interrupt is pending                 | 0x0   |

Table 69: BLE\_INTACK\_REG (0x40000018)

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 9   | R0/W | <b>SWINTACK</b><br>Software triggered interrupt acknowledgement bit. | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | Software writing 1 acknowledges the software triggered interrupt. This bit resets SWINTSTAT and SWINTRAWSTAT flags.<br>Resets at 0 when action is performed.  |       |
| 8   | R0/W | <b>EVENTAPFAINTACK</b><br>End of event/Anticipated Pre-Fetch Abort interrupt acknowledgement bit.<br>Software writing 1 acknowledges the End of event/Anticipated Pre-Fetch Abort interrupt. This bit resets EVENTAPFAINTSTAT and EVENTAPFAINTRAWSTAT flags.<br>Resets at 0 when action is performed. | 0x0   |
| 7   | R0/W | <b>FINETGTIMINTACK</b><br>Fine Target Timer interrupt acknowledgement bit.<br>Software writing 1 acknowledges the Fine Timer interrupt. This bit resets FINETGTIMINTSTAT and FINETGTIMINTRAWSTAT flags.<br>Resets at 0 when action is performed.  | 0x0   |
| 6   | R0/W | <b>GROSSTGTIMINTACK</b><br>Gross Target Timer interrupt acknowledgement bit.<br>Software writing 1 acknowledges the Gross Timer interrupt. This bit resets GROSSTGTIMINTSTAT and GROSSTGTIMINTRAWSTAT flags.<br>Resets at 0 when action is performed.   | 0x0   |
| 5   | R0/W | <b>ERRORINTACK</b><br>Error interrupt acknowledgement bit.<br>Software writing 1 acknowledges the Error interrupt. This bit resets ERRORINTSTAT and ERRORINTRAWSTAT flags.<br>Resets at 0 when action is performed.   | 0x0   |
| 4   | R0/W | <b>CRYPTINTACK</b><br>Encryption engine interrupt acknowledgement bit.<br>Software writing 1 acknowledges the Encryption engine interrupt. This bit resets CRYPTINTSTAT and CRYPTINTRAWSTAT flags.<br>Resets at 0 when action is performed.   | 0x0   |
| 3   | R0/W | <b>EVENTINTACK</b><br>End of Event interrupt acknowledgment bit.<br>Software writing 1 acknowledges the End of Advertising/Scanning/Connection interrupt. This bit resets SLPINTSTAT and SLPINTRAWSTAT flags.<br>Resets at 0 when action is performed.  | 0x0   |
| 2   | R0/W | <b>SLPINTACK</b><br>End of Deep Sleep interrupt acknowledgment bit.<br>Software writing 1 acknowledges the End of Sleep Mode interrupt. This bit resets SLPINTSTAT and SLPINTRAWSTAT flags.<br>Resets at 0 when action is performed.  | 0x0   |
| 1   | R0/W | <b>RXINTACK</b><br>Packet Reception interrupt acknowledgment bit.<br>Software writing 1 acknowledges the RX interrupt. This bit resets RXINTSTAT and RXINTRAWSTAT flags.<br>Resets at 0 when action is performed.   | 0x0   |
| 0   | R0/W | <b>CSCNTINTACK</b><br>625 μs base time reference interrupt acknowledgment bit.  | 0x0   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
|     |      | Software writing 1 acknowledges the CLKN interrupt. This bit resets CLKINTSTAT and CLKINTRAWSTAT flags.<br>Resets at 0 when action is performed. |       |

Table 70: BLE\_BASETIMECNT\_REG (0x4000001C)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 26:0 | R    | BASETIMECNT<br>Value of the 625 $\mu$ s base time reference counter. Updated each time SAMPCLK is written. Used by the software to synchronize with the hardware. | 0x0   |

Table 71: BLE\_FINETIMECNT\_REG (0x40000020)

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 9:0 | R    | FINECNT<br>Value of the current $\mu$ s fine time reference counter. Updated each time SAMPCLK is written. Used by the software to synchronize with the hardware, and obtain a more precise sleep duration. | 0x0   |

Table 72: BLE\_BDADDRL\_REG (0x40000024)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 31:0 | R/W  | BDADDRL<br>Bluetooth Low Energy Device Address. LSB part. | 0x0   |

Table 73: BLE\_BDADDRU\_REG (0x40000028)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 16   | R/W  | PRIV_NPUB<br>Bluetooth Low Energy Device Address privacy indicator<br>0: Public Bluetooth Device Address<br>1: Private Bluetooth Device Address | 0x0   |
| 15:0 | R/W  | BDADDRU<br>Bluetooth Low Energy Device Address. MSB part.   | 0x0   |

Table 74: BLE\_CURRENTRXDESCPTR\_REG (0x4000002C)

| Bit   | Mode | Symbol/Description   | Reset |
|-------|------|--|-------|
| 31:16 | R/W  | ETPTR<br>Exchange Table Pointer that determines the starting point of the Exchange Table.                        | 0x0   |
| 14:0  | R/W  | CURRENTRXDESCPTR<br>RX Descriptor Pointer that determines the starting point of the Receive Buffer Chained List. | 0x0   |

Table 75: BLE\_DEEPSLCNTL\_REG (0x40000030)

| Bit | Mode | Symbol/Description | Reset |
|-----|------|--------------------|-------|
| 31  | R/W  | EXTWKUPDSB         | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | External Wake-Up disable<br>0: RW-BLE Core can be woken by external wake-up<br>1: RW-BLE Core cannot be woken up by external wake-up  |       |
| 15  | R    | DEEP_SLEEP_STAT<br>Indicator of current Deep Sleep clock mux status:<br>0: RW-Bluetooth LE Core is not yet in Deep Sleep mode<br>1: RW-Bluetooth LE Core is in Deep Sleep mode (only low_power_clk is running)  | 0x0   |
| 4   | R/W  | SOFT_WAKEUP_REQ<br>Wake Up Request from Bluetooth LE Software. Applies when system is in Deep Sleep mode. It wakes up the Bluetooth LE Core when written with 1. Resets at 0 when action is performed. No action happens if it is written with 0.   | 0x0   |
| 3   | R0/W | DEEP_SLEEP_CORR_EN<br>625 $\mu$ s base time reference integer and fractional part correction. Applies when system has been woken-up from Deep Sleep mode. It enables Fine Counter and Base Time counter when written with 1. Resets at 0 when action is performed. No action happens if it is written with 0. | 0x0   |
| 2   | R0/W | DEEP_SLEEP_ON<br>0: Bluetooth LE Core in normal Active mode<br>1: Request RW-Bluetooth LE Core to switch in Deep Sleep mode<br>This bit is reset on DEEP_SLEEP_STAT falling edge  | 0x0   |
| 1:0 | R/W  | DEEP_SLEEP_IRQ_EN<br>Always set to 3 when DEEP_SLEEP_ON is set to 1.<br>It controls the generation of BLE_WAKEUP_LP_IRQ.  | 0x0   |

**Table 76: BLE\_DEEPSLWKUP\_REG (0x40000034)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 31:0 | R/W  | DEEPSLTIME<br>Determines the time in low_power_clk clock cycles to spend in Deep Sleep mode before waking up the device. This ensures a maximum of 37 hours and 16 mn sleep mode capabilities at 32 kHz. This ensures a maximum of 36 hours and 16 mn sleep mode capabilities at 32.768 kHz. | 0x0   |

**Table 77: BLE\_DEEPSLSTAT\_REG (0x40000038)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 31:0 | R    | DEEPSLDUR<br>Actual duration of the last deep sleep phase measured in low_power_clk clock cycle. DEEPSLDUR is set to zero at the beginning of the deep sleep phase, and is incremented at each low_power_clk clock cycle until the end of the deep sleep phase. | 0x0   |

**Table 78: BLE\_ENBPRESET\_REG (0x4000003C)**

| Bit   | Mode | Symbol/Description   | Reset |
|-------|------|--|-------|
| 31:21 | R/W  | TWEXT<br>Minimum and recommended value is "TWIRQ_RESET + 1". | 0x0   |

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
|       |      | In the case of wake-up due to an external wake-up request, TWEXT specifies the time delay in low power oscillator cycles to deassert BLE_WAKEUP_LP_IRQ.<br>See also GP_CONTROL_REG[BLE_WAKEUP_REQ].<br>Range is [0...64 ms] for 32 kHz; [0...62.5 ms] for 32.768 kHz          |       |
| 20:10 | R/W  | TWIRQ_SET<br>Minimum value is "TWIRQ_RESET + 1".<br>Time in low power oscillator cycles to set BLE_WAKEUP_LP_IRQ before the Bluetooth LE sleep timer expiration.<br>See also BLE_DEEPSLWKUP_REG[DEEPSLTIME].<br>Range is [0...64 ms] for 32 kHz; [0...62.5 ms] for 32.768 kHz | 0x0   |
| 9:0   | R/W  | TWIRQ_RESET<br>Recommended value is 1.<br>Time in low power oscillator cycles to reset BLE_WAKEUP_LP_IRQ before the Bluetooth LE sleep timer expiration.<br>See also BLE_DEEPSLWKUP_REG[DEEPSLTIME].<br>Range is [0...32 ms] for 32 kHz; [0...31.25 ms] for 32.768 kHz.       | 0x0   |

Table 79: BLE\_FINECNCORR\_REG (0x40000040)

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 9:0 | R/W  | FINECNCORR<br>Phase correction value for the 625 μs reference counter (Fine Counter) in μs | 0x0   |

Table 80: BLE\_BASETIMECNCORR\_REG (0x40000044)

| Bit  | Mode | Symbol/Description                                   | Reset |
|------|------|--|-------|
| 26:0 | R/W  | BASETIMECNCORR<br>Base Time Counter correction value | 0x0   |

Table 81: BLE\_DIAGNTL\_REG (0x40000050)

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
| 31    | R/W  | DIAG3_EN<br>0: Disable diagnostic port 0 output. All outputs are set to 0x0.<br>1: Enable diagnostic port 0 output.         | 0x0   |
| 29:24 | R/W  | DIAG3<br>Only relevant when DIAG3_EN = 1.<br>Selection of the outputs that must be driven to the diagnostic port BLE_DIAG3. | 0x0   |
| 23    | R/W  | DIAG2_EN<br>0: Disable diagnostic port 0 output. All outputs are set to 0x0.<br>1: Enable diagnostic port 0 output.         | 0x0   |
| 21:16 | R/W  | DIAG2<br>Only relevant when DIAG2_EN = 1.<br>Selection of the outputs that must be driven to the diagnostic port BLE_DIAG2. | 0x0   |
| 15    | R/W  | DIAG1_EN<br>0: Disable diagnostic port 0 output. All outputs are set to 0x0.  | 0x0   |

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
|      |      | 1: Enable diagnostic port 0 output.   |       |
| 13:8 | R/W  | DIAG1<br>Only relevant when DIAG1_EN = 1.<br>Selection of the outputs that must be driven to the diagnostic port BLE_DIAG1. | 0x0   |
| 7    | R/W  | DIAG0_EN<br>0: Disable diagnostic port 0 output. All outputs are set to 0x0.<br>1: Enable diagnostic port 0 output.         | 0x0   |
| 5:0  | R/W  | DIAG0<br>Only relevant when DIAG0_EN = 1.<br>Selection of the outputs that must be driven to the diagnostic port BLE_DIAG0. | 0x0   |

Table 82: BLE\_DIAGSTAT\_REG (0x40000054)

| Bit   | Mode | Symbol/Description   | Reset |
|-------|------|--|-------|
| 31:24 | R    | DIAG3STAT<br>Directly connected to ble_dbg3[7:0] output. Debug use only. | 0x0   |
| 23:16 | R    | DIAG2STAT<br>Directly connected to ble_dbg2[7:0] output. Debug use only. | 0x0   |
| 15:8  | R    | DIAG1STAT<br>Directly connected to ble_dbg1[7:0] output. Debug use only. | 0x0   |
| 7:0   | R    | DIAG0STAT<br>Directly connected to ble_dbg0[7:0] output. Debug use only. | 0x0   |

Table 83: BLE\_DEBUGADDMAX\_REG (0x40000058)

| Bit   | Mode | Symbol/Description   | Reset |
|-------|------|--|-------|
| 31:16 | R/W  | REG_ADDMAX<br>Upper limit for the Register zone indicated by the reg_inzone flag.      | 0x0   |
| 15:0  | R/W  | EM_ADDMAX<br>Upper limit for the Exchange Memory zone indicated by the em_inzone flag. | 0x0   |

Table 84: BLE\_DEBUGADMIN\_REG (0x4000005C)

| Bit   | Mode | Symbol/Description   | Reset |
|-------|------|--|-------|
| 31:16 | R/W  | REG_ADDMIN<br>Lower limit for the Register zone indicated by the reg_inzone flag.      | 0x0   |
| 15:0  | R/W  | EM_ADDMIN<br>Lower limit for the Exchange Memory zone indicated by the em_inzone flag. | 0x0   |

Table 85: BLE\_ERRORTYPESTAT\_REG (0x40000060)

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 17  | R    | CONCEVTIRQ_ERROR<br>Indicates whether two consecutive and concurrent ble_event_irq have been generated, and not acknowledged in time by the Bluetooth LE Software. | 0x0   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
|     |      | 0: No error<br>1: Error occurred   |       |
| 16  | R    | <b>RXDATA_PTR_ERROR</b><br>Indicates whether RX data buffer pointer value programmed is null: this is a major programming failure.<br>0: No error<br>1: Error occurred   | 0x0   |
| 15  | R    | <b>TXDATA_PTR_ERROR</b><br>Indicates whether TX data buffer pointer value programmed is null during Advertising/Scanning/Initiating events, or during Master/Slave connections with non-null packet length: this is a major programming failure.<br>0: No error<br>1: Error occurred     | 0x0   |
| 14  | R    | <b>RXDESC_EMPTY_ERROR</b><br>Indicates whether RX Descriptor pointer value programmed in register is null: this is a major programming failure.<br>0: No error<br>1: Error occurred  | 0x0   |
| 13  | R    | <b>TXDESC_EMPTY_ERROR</b><br>Indicates whether TX Descriptor pointer value programmed in Control Structure is null during Advertising/Scanning/Initiating events: this is a major programming failure.<br>0: No error<br>1: Error occurred   | 0x0   |
| 12  | R    | <b>CSFORMAT_ERROR</b><br>Indicates whether CS-FORMAT has been programmed with an invalid value: this is a major software programming failure.<br>0: No error<br>1: Error occurred  | 0x0   |
| 11  | R    | <b>LLCHMAP_ERROR</b><br>Indicates Link Layer Channel Map error, happens when actual number of CS-LLCHMAP bit set to one is different from CS-NBCHGOOD at the beginning of Frequency Hopping process<br>0: No error<br>1: Error occurred  | 0x0   |
| 10  | R    | <b>ADV_UNDERRUN</b><br>Indicates Advertising Interval Under run, occurs if time between two consecutive Advertising packet (in Advertising mode) is lower than the expected value.<br>0: No error<br>1: Error occurred   | 0x0   |
| 9   | R    | <b>IFS_UNDERRUN</b><br>Indicates Inter Frame Space Under run, occurs if IFS time is not enough to update and read Control Structure/Descriptors, and/or White List parsing is not finished and/or Decryption time is too long to be finished on time<br>0: No error<br>1: Error occurred | 0x0   |
| 8   | R    | <b>WHITELIST_ERROR</b>   | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | Indicates White List Timeout error, occurs if White List parsing is not finished on time<br>0: No error<br>1: Error occurred  |       |
| 7   | R    | <b>EVT_CNTL_APFM_ERROR</b><br>Indicates Anticipated Pre-Fetch Mechanism error: happens when two consecutive events are programmed, and when the first event is not completely finished while second pre-fetch instant is reached.<br>0: No error<br>1: Error occurred                               | 0x0   |
| 6   | R    | <b>EVT_SCHDL_APFM_ERROR</b><br>Indicates Anticipated Pre-Fetch Mechanism error: happens when two consecutive events are programmed, and when the first event is not completely finished while second pre-fetch instant is reached.<br>0: No error<br>1: Error occurred                              | 0x0   |
| 5   | R    | <b>EVT_SCHDL_ENTRY_ERROR</b><br>Indicates Event Scheduler faced Invalid timing programing on two consecutive ET entries (for example, first one with 624 s offset and second one with no offset)<br>0: No error<br>1: Error occurred  | 0x0   |
| 4   | R    | <b>EVT_SCHDL_EMACC_ERROR</b><br>Indicates Event Scheduler Exchange Memory access error, happens when Exchange Memory accesses are not served in time, and blocks the Exchange Table entry read<br>0: No error<br>1: Error occurred  | 0x0   |
| 3   | R    | <b>RADIO_EMACC_ERROR</b><br>Indicates Radio Controller Exchange Memory access error, happens when Exchange Memory accesses are not served in time and data are corrupted.<br>0: No error<br>1: Error occurred   | 0x0   |
| 2   | R    | <b>PKTCNTL_EMACC_ERROR</b><br>Indicates Packet Controller Exchange Memory access error, happens when Exchange Memory accesses are not served in time and TX/RX data are corrupted<br>0: No error<br>1: Error occurred   | 0x0   |
| 1   | R    | <b>RXCRYPT_ERROR</b><br>Indicates real time decryption error, happens when AES-CCM decryption is too slow compared to Packet Controller requests. A 16-bytes block has to be decrypted prior the next block is received by the Packet Controller<br>0: No error<br>1: Error occurred                | 0x0   |
| 0   | R    | <b>TXCRYPT_ERROR</b><br>Indicates Real Time encryption error, happens when AES-CCM encryption is too slow compared to Packet Controller requests. A 16-bytes block has to be encrypted and prepared on Packet Controller request, and needs to be ready before the Packet Controller has to send ti | 0x0   |

| Bit | Mode | Symbol/Description               | Reset |
|-----|------|----------------------------------|-------|
|     |      | 0: No error<br>1: Error occurred |       |

Table 86: BLE\_SWPROFILING\_REG (0x40000064)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 31:0 | R/W  | SWPROFVAL<br>Software Profiling register: used by Bluetooth LE Software for profiling purpose: this value is copied on Diagnostic port. | 0x0   |

Table 87: BLE\_RADIOCNTRL1\_REG (0x40000074)

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
| 31:21 | -    | -<br>Reserved   | 0x0   |
| 20:16 | R/W  | XRFSEL<br>Extended radio selection field, Must be set to "2". | 0x0   |

Table 88: BLE\_RADIOPWUPDN\_REG (0x40000080)

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
| 30:24 | R/W  | RTRIP_DELAY<br>Defines round trip delay value. This value corresponds to the addition of data latency in TX and data latency in RX. The value is in $\mu$ s.  | 0x0   |
| 23:16 | R/W  | RXPWRUP<br>This register holds the length in $\mu$ s of the RX powerup phase for the current radio device. The default value is 210 $\mu$ s (reset value). Operating range depends on the selected radio.   | 0xD2  |
| 11:8  | R/W  | TXPWRDN<br>This register extends the length in $\mu$ s of the TX powerdown phase for the current radio device. The default value is 3 $\mu$ s (reset value). Operating range depends on the selected radio. | 0x3   |
| 7:0   | R/W  | TXPWRUP<br>This register holds the length in $\mu$ s of the TX powerup phase for the current radio device. The default value is 210 $\mu$ s (reset value). Operating range depends on the selected radio.   | 0xD2  |

Table 89: BLE\_ADVCHMAP\_REG (0x40000090)

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 2:0 | R/W  | ADVCHMAP<br>Advertising Channel Map, defined as per the advertising connection settings. Contains advertising channels index 37 to 39. If ADVCHMAP[i] equals:<br>0: Do not use data channel i+37<br>1: Use data channel i+37 | 0x7   |

Table 90: BLE\_ADVTIM\_REG (0x400000A0)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 13:0 | R/W  | ADVINT<br>Advertising Packet Interval defines the time interval in between two ADV_xxx packet sent. Value is in $\mu$ s.<br>Value to program depends on the used Advertising Packet type and the device filtering policy. | 0x0   |

Table 91: BLE\_ACTSCANSTAT\_REG (0x400000A4)

| Bit   | Mode | Symbol/Description   | Reset |
|-------|------|--|-------|
| 24:16 | R    | BACKOFF<br>Active scan mode back-off counter initialization value. | 0x1   |
| 8:0   | R    | UPPERLIMIT<br>Active scan mode upper limit counter value.          | 0x1   |

Table 92: BLE\_WLPUBADDPTR\_REG (0x400000B0)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:0 | R/W  | WLPUBADDPTR<br>Start address pointer of the public devices whitelist. | 0x0   |

Table 93: BLE\_WLPRIVADDPTR\_REG (0x400000B4)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:0 | R/W  | WLPRIVADDPTR<br>Start address pointer of the private devices whitelist. | 0x0   |

Table 94: BLE\_WLNBDEV\_REG (0x400000B8)

| Bit  | Mode | Symbol/Description                                       | Reset |
|------|------|--|-------|
| 15:8 | R/W  | NBPRIVDEV<br>Number of private devices in the whitelist. | 0x0   |
| 7:0  | R/W  | NBPUBDEV<br>Number of public devices in the whitelist.   | 0x0   |

Table 95: BLE\_AESCNTL\_REG (0x400000C0)

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 1   | R/W  | AES_MODE<br>0: Cipher mode<br>1: Decipher mode  | 0x0   |
| 0   | R0/W | AES_START<br>Writing 1 starts AES-128 ciphering/deciphering process.<br>This bit is reset when the process is finished (ble_crypt_irq interrupt occurs, even masked). | 0x0   |

Table 96: BLE\_AESKEY31\_0\_REG (0x400000C4)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 31:0 | R/W  | AESKEY31_0<br>AES encryption 128-bit key. Bit 31 down to 0 | 0x0   |

Table 97: BLE\_AESKEY63\_32\_REG (0x400000C8)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 31:0 | R/W  | AESKEY63_32<br>AES encryption 128-bit key. Bit 63 down to 32 | 0x0   |

Table 98: BLE\_AESKEY95\_64\_REG (0x400000CC)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 31:0 | R/W  | AESKEY95_64<br>AES encryption 128-bit key. Bit 95 down to 64 | 0x0   |

Table 99: BLE\_AESKEY127\_96\_REG (0x400000D0)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 31:0 | R/W  | AESKEY127_96<br>AES encryption 128-bit key. Bit 127 down to 96 | 0x0   |

Table 100: BLE\_AESPTR\_REG (0x400000D4)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:0 | R/W  | AESPTR<br>Pointer to the memory zone where the block to cipher/decipher using AES-128 is stored. | 0x0   |

Table 101: BLE\_TXMICVAL\_REG (0x400000D8)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 31:0 | R    | TXMICVAL<br>AES-CCM plain MIC value. Valid on when MIC has been calculated (in TX). | 0x0   |

Table 102: BLE\_RXMICVAL\_REG (0x400000DC)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 31:0 | R    | RXMICVAL<br>AES-CCM plain MIC value. Valid on when MIC has been extracted from RX packet. | 0x0   |

Table 103: BLE\_RFTESTCNTL\_REG (0x400000E0)

| Bit | Mode | Symbol/Description                            | Reset |
|-----|------|---|-------|
| 31  | R/W  | INFINITERX<br>Applicable in RF Test Mode only | 0x0   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
|     |      | 0: Normal mode of operation<br>1: Infinite RX window   |       |
| 27  | R/W  | <b>RXPKTCNTEN</b><br>Applicable in RF Test Mode only<br>0: RX packet count disabled<br>1: RX packet count enabled, and reported in CS-RXCCMPKTCNT and BLE_RFTESTRXSTAT_REG[RXPKTCNT] on RF abort command                                     | 0x0   |
| 15  | R/W  | <b>INFINITETX</b><br>Applicable in RF Test Mode only<br>0: Normal mode of operation<br>1: Infinite TX packet/Normal start of a packet but endless payload  | 0x0   |
| 14  | R/W  | <b>TXLENGTHSRC</b><br>Applicable only in TX/RX RF Test mode<br>0: Normal mode of operation: TxDESC-TXADVLEN controls the TX packet payload size<br>1: Uses BLE_RFTESTCNTL_REG[TXLENGTH] packet length (can support up to 512 bytes transmit) | 0x0   |
| 13  | R/W  | <b>PRBSTYPE</b><br>Applicable only in TX/RX RF Test mode<br>0: TX Packet Payload are PRBS9 type<br>1: TX Packet Payload are PRBS15 type  | 0x0   |
| 12  | R/W  | <b>TXPLDSRC</b><br>Applicable only in TX/RX RF Test mode<br>0: TX Packet Payload source is the Control Structure<br>1: TX Packet Payload are PRBS generator  | 0x0   |
| 11  | R/W  | <b>TXPKTCNTEN</b><br>Applicable in RF Test mode only<br>0: TX packet count disabled<br>1: TX packet count enabled, and reported in CS-TXCCMPKTCNT and BLE_RFTESTTXSTAT_REG[TXPKTCNT] on RF abort command                                     | 0x0   |
| 8:0 | R/W  | <b>TXLENGTH</b><br>Applicable only for TX/RX RF Test mode, and valid when BLE_RFTESTCNTL_REG[TXLENGTHSRC] = 1<br>TX packet length in number of byte.   | 0x0   |

Table 104: BLE\_RFTESTTXSTAT\_REG (0x400000E4)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 31:0 | R    | <b>TXPKTCNT</b><br>Reports number of transmitted packet during Test modes.<br>Value is valid if BLE_RFTESTCNTL_REG[TXPKTCNTEN] is set. | 0x0   |

Table 105: BLE\_RFTESTRXSTAT\_REG (0x400000E8)

| Bit  | Mode | Symbol/Description | Reset |
|------|------|--------------------|-------|
| 31:0 | R    | <b>RXPKTCNT</b>    | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | Reports number of correctly received packet during Test Modes (no sync error, no CRC error).<br>Value is valid if BLE_RFTESTCNTL_REG[RXPKTCNTEN] is set |       |

Table 106: BLE\_TIMGENCNTL\_REG (0x40000F0)

| Bit   | Mode | Symbol/Description   | Reset |
|-------|------|--|-------|
| 31    | R/W  | APFM_EN<br>Controls the Anticipated pre-Fetch Abort mechanism<br>0: Disabled<br>1: Enabled                                   | 0x1   |
| 25:16 | R/W  | PREFETCHABORT_TIME<br>Defines the instant in $\mu$ s at which immediate abort is required after anticipated pre-fetch abort. | 0x1FE |
| 8:0   | R/W  | PREFETCH_TIME<br>Defines Exchange Table pre-fetch instant in $\mu$ s   | 0x96  |

Table 107: BLE\_GROSSTMTGT\_REG (0x40000F4)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 22:0 | R/W  | GROSSTARGET<br>Gross Timer Target value on which a ble_grosstgtim_irq must be generated. This timer has a precision of 10 ms: interrupt is generated only when GROSSTARGET[22:0] = BASETIMECNT[26:4] and BASETIMECNT[3:0] = 0. | 0x0   |

Table 108: BLE\_FINETMTGT\_REG (0x40000F8)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 26:0 | R/W  | FINETARGET<br>Fine Timer Target value on which a ble_finetgtim_irq must be generated. This timer has a precision of 625 $\mu$ s: interrupt is generated only when FINETARGET = BASETIMECNT | 0x0   |

Table 109: BLE\_SAMPLECLK\_REG (0x40000FC)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 31:1 | -    | -<br>Reserved   | 0x0   |
| 0    | R0/W | SAMP<br>Writing a 1 samples the Base Time Counter value in BASETIMECNT register.<br>Resets at 0 when action is performed. | 0x0   |

Table 110: BLE\_COEXIFCNTL0\_REG (0x4000100)

| Bit   | Mode | Symbol/Description   | Reset |
|-------|------|--|-------|
| 21:20 | R/W  | WLCRXPRIOMODE<br>Defines Bluetooth Low Energy packet ble_rx mode behavior.<br>00: RX indication excluding RX Powerup delay (starts when correlator is enabled) | 0x0   |

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
|       |      | 01: RX indication including RX Powerup delay<br>10: RX High priority indicator<br>11: n/a   |       |
| 17:16 | R/W  | <b>WLCTXPRIOMODE</b><br>Defines Bluetooth Low Energy packet ble_tx mode behavior<br>00: TX indication excluding TX Powerup delay<br>01: TX indication including TX Powerup delay<br>10: TX High priority indicator<br>11: n/a   | 0x0   |
| 7:6   | R/W  | <b>WLANTXMSK</b><br>Determines how wlan_tx impact Bluetooth LE TX and RX<br>00: wlan_tx has no impact (default mode)<br>01: wlan_tx can stop Bluetooth LE TX, no impact on Bluetooth LE RX<br>10: wlan_tx can stop Bluetooth LE RX, no impact on Bluetooth LE TX<br>11: wlan_tx can stop both Bluetooth LE TX and Bluetooth LE RX | 0x0   |
| 5:4   | R/W  | <b>WLANRXMSK</b><br>Determines how wlan_rx impact Bluetooth LE TX and RX<br>00: wlan_rx has no impact<br>01: wlan_rx can stop Bluetooth LE TX, no impact on Bluetooth LE RX (default mode)<br>10: wlan_rx can stop Bluetooth LE RX, no impact on Bluetooth LE TX<br>11: wlan_rx can stop both Bluetooth LE TX and Bluetooth LE RX | 0x1   |
| 1     | R/W  | <b>SYNCGEN_EN</b><br>Determines whether ble_sync is generated or not.<br>0: ble_sync pulse not generated<br>1: ble_sync pulse generated   | 0x0   |
| 0     | R/W  | <b>COEX_EN</b><br>Enable/Disable control of the MWS/WLAN Coexistence control<br>0: Coexistence interface disabled<br>1: Coexistence interface enabled   | 0x0   |

Table 111: BLE\_COEXIFCNTL1\_REG (0x40000104)

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
| 28:24 | R/W  | <b>WLCPRXTHR</b><br>Applies on ble_rx if WLCRXPRIOMODE equals 10<br>Determines the threshold for RX priority setting.<br>If ble_pti[3:0] output value is greater than WLCPRXTHR, then RX Bluetooth Low Energy priority is considered as high, and must be provided to the WLAN coexistence interface. | 0x0   |
| 20:16 | R/W  | <b>WLCPTXTHR</b><br>Applies on ble_tx if WLCTXPRIOMODE equals 10<br>Determines the threshold for priority setting.<br>If ble_pti[3:0] output value is greater than WLCPTXTHR, then TX Bluetooth Low Energy priority is considered as high, and must be provided to the WLAN coexistence interface.    | 0x0   |
| 14:8  | R/W  | <b>WLCPDURATION</b>   | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | Applies on ble_tx if WLCTXPRIOMODE equals 10.<br>Applies on ble_rx if WLCRXPRIOMODE equals 10.<br>Determines how many s the priority information must be maintained.<br>Note that if WLCPDURATION = 0x00, then TX/RX priority levels are maintained till TX/RX EN are deasserted. |       |
| 6:0 | R/W  | WLCPDELAY<br>Applies on ble_tx if WLCTXPRIOMODE equals 10.<br>Applies on ble_rx if WLCRXPRIOMODE equals 10.<br>Determines the delay (in $\mu$ s) in TX/RX enables rises the time Bluetooth Low energy TX/RX priority has to be provided.  | 0x0   |

Table 112: BLE\_BLEMPRIO0\_REG (0x40000108)

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
| 31:28 | R/W  | BLEM7<br>Set Priority value for Passive Scanning  | 0x3   |
| 27:24 | R/W  | BLEM6<br>Set Priority value for Non-Connectable Advertising                                   | 0x4   |
| 23:20 | R/W  | BLEM5<br>Set Priority value for Connectable Advertising BLE message                           | 0x8   |
| 19:16 | R/W  | BLEM4<br>Set Priority value for Active Scanning Bluetooth LE message                          | 0x9   |
| 15:12 | R/W  | BLEM3<br>Set Priority value for Initiating (Scanning) Bluetooth LE message                    | 0xA   |
| 11:8  | R/W  | BLEM2<br>Set Priority value for Data Channel transmission Bluetooth LE message                | 0xD   |
| 7:4   | R/W  | BLEM1<br>Set Priority value for LLCP Bluetooth LE message                                     | 0xE   |
| 3:0   | R/W  | BLEM0<br>Set Priority value for Initiating (Connection Request Response) Bluetooth LE message | 0xF   |

Table 113: BLE\_BLEMPRIO1\_REG (0x4000010C)

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
| 31:28 | R/W  | BLEMDEFAULT<br>Set the default priority value for other Bluetooth LE messages than those defined above. | 0x3   |

Table 114: BLE\_CNTL2\_REG (0x40000200)

| Bit   | Mode | Symbol/Description | Reset |
|-------|------|--------------------|-------|
| 31:25 | R    | -<br>Reserved      | 0x0   |
| 24    | R/W  | BLE_PHY_ERR_MSK_N  | 0x0   |

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
| 23    | R/W  | BLE_ARP_ERR_MSK_N<br>When cleared to "0", then it masks the BLE_ARP_ERR_STAT to not trigger the BLE_ERROR_IRQ.  | 0x0   |
| 22    | RW1C | BLE_ARP_PHY_ERR_STAT<br>When set to "1", then an error occurred in Bluetooth LE ARP subblock and the BLE_GEN_IRQ is asserted.<br>It is set if ARP_ERROR or PHY_ERROR is asserted and if BLE_ARP_ERR_MSK is set to "1".<br>Writing the value "1" acknowledges and clears this field.   | 0x0   |
| 21    | R/W  | BLE_RSSI_SEL<br>0: (default) Select Peak-hold RSSI value during the SYNC_FOUND event:<br>CS->RXRSSI[7:0] = RF_RSSI_RESULT_REG->RSSI_LATCHED_RD[9:2].<br>1: Select the Average RSSI value during the SYNC_FOUND event:<br>CS->RXRSSI[7:0] = RF_RSSI_RESULT_REG->RSSI_AVG_RD[9:2].  | 0x0   |
| 20    | R    | WAKEUPLPSTAT<br>The status of the BLE_WAKEUP_LP_IRQ. The Interrupt Service Routine of BLE_WAKEUP_LP_IRQ should return only when the WAKEUPLPSTAT is cleared.<br>Note that BLE_WAKEUP_LP_IRQ is automatically acknowledged after the powerup of the Radio Subsystem, plus one Low Power Clock period.  | 0x0   |
| 19    | R/W  | SW_RPL_SPI<br>Keep to 0.  | 0x0   |
| 18    | R/W  | BB_ONLY<br>Keep to 0.   | 0x0   |
| 17    | R/W  | BLE_PTI_SOURCE_SEL<br>0: Provide to COEX block the PTI value indicated by the Control Structure. Recommended value is "0".<br>1: Provide to COEX block the PTI value generated dynamically by the Bluetooth LE core, which is based on the PTI of the Control Structure.  | 0x0   |
| 16:15 | R    | -<br>Reserved   | 0x0   |
| 14:9  | R/W  | BLE_CLK_SEL<br>Bluetooth LE Clock Select.<br>Specifies the Bluetooth LE master clock absolute frequency in MHz.<br>Typical values are 16 and 8.<br>Value depends on the selected XTAL frequency and the value of CLK_RADIO_REG[BLE_DIV] bitfield. For example, if XTAL oscillates at 16 MHz and CLK_RADIO_REG[BLE_DIV] = 1 (divide by 2), then Bluetooth LE master clock frequency is 8 MHz and BLE_CLK_SEL should be set to value 8.<br>The selected Bluetooth LE master clock frequency (affected by BLE_DIV and BLE_CLK_SEL) must be modified and set only during the initialization time, that is before setting BLE_RWBLECNTRL_REG[RWBLE_EN] to 1.<br>Also see BLE_RWBLECONF_REG[CLK_SEL]. | 0x0   |
| 8     | R    | RADIO_PWRDN_ALLOW<br>This active high signal indicates when it is allowed for the Bluetooth LE core (embedded in the Radio sub-system power domain) to be powered down.   | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | After the assertion of the BLE_DEEPSLCNTL_REG[DEEP_SLEEP_ON], a hardware sequence based on the Low Power clock causes the assertion of RADIO_PWRDN_ALLOW. The RADIO_PWRDN_ALLOW is cleared to "0" when the Bluetooth LE core exits from the SLEEP state, when the BLE_SLP_IRQ is asserted.  |       |
| 7   | R    | <p><b>MON_LP_CLK</b></p> <p>The software can only write a "0" to this bit.</p> <p>Whenever a positive edge of the low power clock used by the Bluetooth LE Timers is detected, then the hardware automatically sets this bit to "1". This functionality does not work if Bluetooth LE Timer is in RESET state (see CLK_RADIO_REG[BLE_LP_RESET]).</p> <p>This bit can be used for software synchronization, to debug the low power clock, and so on.</p> | 0x0   |
| 6   | R    | <p><b>BLE_CLK_STAT</b></p> <p>0: Bluetooth LE uses low power clock<br/>1: Bluetooth LE uses master clock</p>  | 0x0   |
| 5:4 | R/W  | -<br>Reserved   | 0x0   |
| 3   | R/W  | <p><b>BLE_DIAG_OVR</b></p> <p>1: Override BLE_DIAG.<br/>0: BLE_DIAG is not overruled.</p>   | 0x0   |
| 2   | R/W  | <p><b>EMACCERRMSK</b></p> <p>Exchange Memory Access Error Mask:<br/>When cleared to "0", the EM_ACC_ERR does not cause the BLE_ERROR_IRQ interrupt.<br/>When set to "1", BLE_ERROR_IRQ is generated as long as EM_ACC_ERR is "1".</p>   | 0x1   |
| 1   | R0/W | <p><b>EMACCERRACK</b></p> <p>Exchange Memory Access Error Acknowledge.<br/>When the software writes a "1" to this bit, then the EMACCERRSTAT bit is cleared.<br/>When the software writes "0", it has no effect.<br/>The read value is always "0".</p>  | 0x0   |
| 0   | R    | <p><b>EMACCERRSTAT</b></p> <p>Exchange Memory Access Error Status:<br/>The bit is read-only and can be cleared only by writing a "1" at EMACCERRACK bitfield.<br/>This bit is set to "1" by the hardware when the controller accesses an EM page that is not mapped according to the EM_MAPPING value.<br/>When this bit is "1", then BLE_ERROR_IRQ is asserted as long as EMACCERRMSK is "1".</p>  | 0x0   |

Table 115: BLE\_EM\_BASE\_REG (0x40000208)

| Bit   | Mode | Symbol/Description | Reset |
|-------|------|--------------------|-------|
| 31:17 | R    | -<br>Reserved      | 0x0   |
| 16:10 | R/W  | BLE_EM_BASE_16_10  | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | The physical address on the system memory map of the base of the Exchange Memory. |       |
| 9:0 | R    | -<br>Reserved   | 0x0   |

Table 116: BLE\_DIAGCNTL2\_REG (0x4000020C)

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
| 31    | R/W  | DIAG7_EN<br>0: Disable diagnostic port 0 output. All outputs are set to 0x0.<br>1: Enable diagnostic port 0 output.         | 0x0   |
| 30    | R    | -<br>Reserved   | 0x0   |
| 29:24 | R/W  | DIAG7<br>Only relevant when DIAG7_EN = 1.<br>Selection of the outputs that must be driven to the diagnostic port BLE_DIAG7. | 0x0   |
| 23    | R/W  | DIAG6_EN<br>0: Disable diagnostic port 0 output. All outputs are set to 0x0.<br>1: Enable diagnostic port 0 output.         | 0x0   |
| 22    | R    | -<br>Reserved   | 0x0   |
| 21:16 | R/W  | DIAG6<br>Only relevant when DIAG6_EN = 1.<br>Selection of the outputs that must be driven to the diagnostic port BLE_DIAG6. | 0x0   |
| 15    | R/W  | DIAG5_EN<br>0: Disable diagnostic port 0 output. All outputs are set to 0x0.<br>1: Enable diagnostic port 0 output.         | 0x0   |
| 14    | R    | -<br>Reserved   | 0x0   |
| 13:8  | R/W  | DIAG5<br>Only relevant when DIAG5_EN = 1.<br>Selection of the outputs that must be driven to the diagnostic port BLE_DIAG5. | 0x0   |
| 7     | R/W  | DIAG4_EN<br>0: Disable diagnostic port 0 output. All outputs are set to 0x0.<br>1: Enable diagnostic port 0 output.         | 0x0   |
| 6     | R    | -<br>Reserved   | 0x0   |
| 5:0   | R/W  | DIAG4<br>Only relevant when DIAG4_EN = 1.<br>Selection of the outputs that must be driven to the diagnostic port BLE_DIAG4. | 0x0   |

Table 117: BLE\_DIAGCNTL3\_REG (0x40000210)

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
| 31    | R/W  | DIAG7_INV<br>If set, then the specific diagnostic bit is inverted.  | 0x0   |
| 30:28 | R/W  | DIAG7_BIT<br>Selects which bit from the DIAG7 word is forwarded to bit 7 of the Bluetooth LE Diagnostic Port. | 0x0   |
| 27    | R/W  | DIAG6_INV<br>If set, then the specific diagnostic bit is inverted.  | 0x0   |
| 26:24 | R/W  | DIAG6_BIT<br>Selects which bit from the DIAG6 word is forwarded to bit 6 of the Bluetooth LE Diagnostic Port. | 0x0   |
| 23    | R/W  | DIAG5_INV<br>If set, then the specific diagnostic bit is inverted.  | 0x0   |
| 22:20 | R/W  | DIAG5_BIT<br>Selects which bit from the DIAG5 word is forwarded to bit 5 of the Bluetooth LE Diagnostic Port. | 0x0   |
| 19    | R/W  | DIAG4_INV<br>If set, then the specific diagnostic bit is inverted.  | 0x0   |
| 18:16 | R/W  | DIAG4_BIT<br>Selects which bit from the DIAG4 word is forwarded to bit 4 of the Bluetooth LE Diagnostic Port. | 0x0   |
| 15    | R/W  | DIAG3_INV<br>If set, then the specific diagnostic bit is inverted.  | 0x0   |
| 14:12 | R/W  | DIAG3_BIT<br>Selects which bit from the DIAG3 word is forwarded to bit 3 of the Bluetooth LE Diagnostic Port. | 0x0   |
| 11    | R/W  | DIAG2_INV<br>If set, then the specific diagnostic bit is inverted.  | 0x0   |
| 10:8  | R/W  | DIAG2_BIT<br>Selects which bit from the DIAG2 word is forwarded to bit 2 of the Bluetooth LE Diagnostic Port. | 0x0   |
| 7     | R/W  | DIAG1_INV<br>If set, then the specific diagnostic bit is inverted.  | 0x0   |
| 6:4   | R/W  | DIAG1_BIT<br>Selects which bit from the DIAG1 word is forwarded to bit 1 of the Bluetooth LE Diagnostic Port. | 0x0   |
| 3     | R/W  | DIAG0_INV<br>If set, then the specific diagnostic bit is inverted.  | 0x0   |
| 2:0   | R/W  | DIAG0_BIT<br>Selects which bit from the DIAG0 word is forwarded to bit 0 of the Bluetooth LE Diagnostic Port. | 0x0   |

### 31.3 Clock Generation and Reset Registers

Table 118: Register map CRG

| Address    | Register                           | Description                                      |
|------------|------------------------------------|--|
| 0x50000000 | <a href="#">CLK_AMBA_REG</a>       | HCLK, PCLK, divider and clock gates              |
| 0x50000002 | <a href="#">CLK_FREQ_TRIM_REG</a>  | XTAL frequency trimming register                 |
| 0x50000004 | <a href="#">CLK_PER_REG</a>        | Peripheral divider register                      |
| 0x50000008 | <a href="#">CLK_RADIO_REG</a>      | Radio PLL control register                       |
| 0x5000000a | <a href="#">CLK_CTRL_REG</a>       | Clock control register                           |
| 0x50000010 | <a href="#">PMU_CTRL_REG</a>       | Power Management Unit control register           |
| 0x50000012 | <a href="#">SYS_CTRL_REG</a>       | System Control register                          |
| 0x50000014 | <a href="#">SYS_STAT_REG</a>       | System status register                           |
| 0x50000016 | <a href="#">TRIM_CTRL_REG</a>      | Control trimming of the XTAL32M                  |
| 0x50000018 | <a href="#">RAM_PWR_CTRL_REG</a>   | Control power state of System RAMS               |
| 0x50000020 | <a href="#">CLK_RC32K_REG</a>      | 32 kHz RC oscillator register                    |
| 0x50000022 | <a href="#">CLK_XTAL32K_REG</a>    | 32 kHz XTAL oscillator register                  |
| 0x50000024 | <a href="#">CLK_RC32M_REG</a>      | Fast RC control register                         |
| 0x50000026 | <a href="#">CLK_RCX_REG</a>        | RCX-oscillator control register                  |
| 0x50000028 | <a href="#">BANDGAP_REG</a>        | Bandgap trimming                                 |
| 0x5000002a | <a href="#">ANA_STATUS_REG</a>     | Status bit of analog (power management) circuits |
| 0x50000030 | <a href="#">XTAL32M_START_REG</a>  | Trim values for XTAL32M                          |
| 0x50000032 | <a href="#">XTAL32M_TRSTAT_REG</a> | Read back value of current XTAL trimming         |
| 0x50000034 | <a href="#">XTALRDY_CTRL_REG</a>   | Control register for XTALRDY IRQ                 |
| 0x50000038 | <a href="#">XTAL32M_CTRL0_REG</a>  | Control bits for XTAL32M                         |
| 0x50000040 | <a href="#">POR_PIN_REG</a>        | Selects a GPIO pin for POR generation            |
| 0x50000042 | <a href="#">POR_TIMER_REG</a>      | Time for POR to happen                           |
| 0x50000050 | <a href="#">PMU_SLEEP_REG</a>      | Bandgap refresh interval during sleep            |
| 0x50000052 | <a href="#">POWER_CTRL_REG</a>     | Power management control                         |
| 0x50000054 | <a href="#">POWER_LEVEL_REG</a>    | Power management level and trim settings         |
| 0x50000056 | <a href="#">DCDC_SLP_CTRL_REG</a>  | Control of DCDC in sleep                         |
| 0x50000058 | <a href="#">LDO_CORE_LEVEL_REG</a> | Control the LDO CORE voltage output              |

Table 119: [CLK\\_AMBA\\_REG](#) (0x50000000)

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 7   | R/W  | OTP_ENABLE<br>Clock enable for OTP controller   | 0x0   |
| 6   | R/W  | -<br>Reserved   | 0x0   |
| 5:4 | R/W  | PCLK_DIV<br>APB interface clock (PCLK). Divider is cascaded with HCLK_DIV. PCLK is HCLK divided by:<br>0x0: Divide by 1 | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | 0x1: Divide by 2<br>0x2: Divide by 4<br>0x3: Divide by 8  |       |
| 3:2 | R/W  | -<br>Reserved   | 0x0   |
| 1:0 | R/W  | HCLK_DIV<br>AHB interface and microprocessor clock (HCLK). HCLK is source clock divided by:<br>0x0: Divide by 1<br>0x1: Divide by 2<br>0x2: Divide by 4<br>0x3: Divide by 8 | 0x0   |

Table 120: CLK\_FREQ\_TRIM\_REG (0x50000002)

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 7:0 | R/W  | XTAL32M_TRIM<br>XTAL frequency fine trimming register.<br>0x00: Highest frequency<br>0xFF: Lowest frequency | 0x80  |

Table 121: CLK\_PER\_REG (0x50000004)

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 11  | R/W  | QUAD_ENABLE<br>Enable the Quadrature clock                | 0x1   |
| 10  | R/W  | SPI_ENABLE<br>Enable SPI clock                            | 0x0   |
| 9:8 | R/W  | -<br>Reserved   | 0x0   |
| 7   | R/W  | UART1_ENABLE<br>Enable UART1 clock                        | 0x0   |
| 6   | R/W  | UART2_ENABLE<br>Enable UART2 clock                        | 0x0   |
| 5   | R/W  | I2C_ENABLE<br>Enable I2C clock                            | 0x0   |
| 4   | R/W  | WAKEUPCT_ENABLE<br>Enable Wake-up CaptureTimer clock      | 0x0   |
| 3   | R/W  | TMR_ENABLE<br>Enable TIMER0 and TIMER2 clock              | 0x0   |
| 2   | R/W  | -<br>Reserved   | 0x0   |
| 1:0 | R/W  | TMR_DIV<br>Division factor for TIMER0<br>0x0: divide by 1 | 0x0   |

| Bit | Mode | Symbol/Description                                       | Reset |
|-----|------|--|-------|
|     |      | 0x1: divide by 2<br>0x2: divide by 4<br>0x3: divide by 8 |       |

Table 122: **CLK\_RADIO\_REG (0x50000008)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:8 | -    | -<br>Reserved  | 0x0   |
| 7    | R/W  | BLE_ENABLE<br>Enable the Bluetooth LE core clocks  | 0x0   |
| 6    | R/W  | BLE_LP_RESET<br>Reset for the Bluetooth LE LP timer  | 0x1   |
| 5:4  | R/W  | BLE_DIV<br>Division factor for Bluetooth LE core blocks<br>0x0: divide by 1<br>0x1: divide by 2<br>0x2: divide by 4<br>0x3: divide by 8<br>The programmed frequency should not be lower than 8 MHz and not faster than the programmed CPU clock frequency. Also, see BLE_CNTL2_REG[BLE_CLK_SEL]. | 0x0   |
| 3    | R/W  | RFCU_ENABLE<br>Enable the RF control Unit clock  | 0x0   |
| 2    | R/W  | -<br>Reserved  | 0x0   |
| 1:0  | R/W  | -<br>Reserved  | 0x0   |

Table 123: **CLK\_CTRL\_REG (0x5000000A)**

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 7   | R    | RUNNING_AT_XTAL32M<br>Indicates that the XTAL32M clock is used as clock, and may not be switched off   | 0x0   |
| 6   | R    | RUNNING_AT_RC32M<br>Indicates that the RC32M clock is used as clock  | 0x1   |
| 5   | R    | RUNNING_AT_LP_CLK<br>Indicates that either the LP_CLK is being used as system clock  | 0x0   |
| 4:3 | R/W  | LP_CLK_SEL<br>Sets the clock source of the LowerPower clock<br>0x0: RC32K<br>0x1: RCX<br>0x2: XTAL32K through the oscillator with an external Crystal.<br>0x3: XTAL32K through an external square wave generator (set PID of P0[3] to FUNC_GPIO) | 0x0   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
|     |      | Change this setting before using this clock, and while RUNNING_AT_LP_CLK == 0.   |       |
| 2   | R/W  | <p>XTAL32M_DISABLE</p> <p>Setting this bit instantaneously disables the 32-MHz crystal oscillator. Also, after sleep/wake-up cycle, the oscillator is not enabled. This bit may not be set to 1 when RUNNING_AT_XTAL32M is 1 to prevent deadlock. After resetting this bit, wait for XTAL32M_SETTLED or XTAL32M_TRIM_READY to become 1 before switching to XTAL32M clock source.</p> | 0x0   |
| 1:0 | R/W  | <p>SYS_CLK_SEL</p> <p>Selects the clock source.</p> <p>0x0: XTAL32M (check the XTAL32M_SETTLED and XTAL32M_TRIM_READY bits)</p> <p>0x1: RC32M</p> <p>0x2/0x3: LP_CLK</p>   | 0x1   |

Table 124: **PMU\_CTRL\_REG (0x50000010)**

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 6   | R/W  | <p>MAP_BANDGAP_EN</p> <p>Enable the wake-up diagnostics mapping. When set, these functions are mapped (set direction to output)</p> <p>P0[2]: BANDGAP_ENABLE</p> <p>P0[1]: Power WOKENUP</p> <p>Note: P0[2] assigned also to SWD_CLK, thus the debugger must be detached before entering into Sleep mode with MAP_BANDGAP_EN = 1. Also, see SYS_STAT_REG-&gt;DBG_IS_UP.</p> | 0x0   |
| 5:4 | R/W  | <p>OTP_COPY_DIV</p> <p>Sets the HCLK division during OTP mirroring.</p>   | 0x0   |
| 3   | R/W  | -<br>Reserved   | 0x0   |
| 2   | R/W  | <p>RADIO_SLEEP</p> <p>Put the digital part of the radio in powerdown</p>  | 0x1   |
| 1   | R/W  | <p>TIM_SLEEP</p> <p>Put PD_TIM in powerdown</p>   | 0x1   |
| 0   | R/W  | <p>RESET_ON_WAKEUP</p> <p>Perform a Hardware Reset after waking up. Booter is started.</p>  | 0x0   |

Table 125: **SYS\_CTRL\_REG (0x50000012)**

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 15  | W    | <p>SW_RESET</p> <p>Writing 1 to this bit resets the device, except for:</p> <p>SYS_CTRL_REG</p> <p>CLK_FREQ_TRIM_REG</p> <p>...</p> | 0x0   |
| 10  | R/W  | TIMEOUT_DISABLE   | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | Disables timeout in Power statemachine. By default, the statemachine continues if after 2 ms the blocks are not started up. This can be read back from ANA_STATUS_REG.  |       |
| 9   | R/W  | -<br>Reserved   | 0x0   |
| 8:7 | R/W  | <b>DEBUGGER_ENABLE</b><br>Enable the debugger. This bit is set by the booter according to the OTP header. If not set, the SWDIO and SW_CLK can be used as GPIO ports.<br>0x0: no debugger enabled.<br>0x1: SW_CLK = P0[2], SW_DIO=P0[5]<br>0x2: SW_CLK = P0[2], SW_DIO=P0[1]<br>0x3: SW_CLK = P0[2], SW_DIO=P0[10]  | 0x0   |
| 6   | R/W  | <b>OTPC_RESET_REQ</b><br>Reset request for the OTP controller.  | 0x0   |
| 5   | R/W  | -<br>Reserved   | 0x1   |
| 4   | R/W  | <b>OTP_COPY</b><br>Enables OTP to SysRAM copy action after waking up PD_SYS.  | 0x0   |
| 3   | R/W  | -<br>Reserved   | 0x0   |
| 2   | R/W  | <b>DEV_PHASE</b><br>Sets the development phase mode.<br>If this bit is set, in combination with the OTP_COPY bit, the OTP DMA emulates the OTP mirroring to System RAM.<br>No actual writing to RAM is done, but the exact same amount of time is spent as if the mirroring would take place. This is to mimic the behavior as if the System Code is already in OTP, and the mirroring takes place after waking up, but the (development) code still resides in an external source.<br>If this bit is set to 0 and OTP_COPY = 1, then the OTP DMA actually does the OTP mirroring at wake-up. | 0x0   |
| 1:0 | R/W  | <b>REMAP_ADR0</b><br>Controls which memory is located at address 0x0000 for execution.<br>0x0: ROM<br>0x1: OTP<br>0x2: RAM (SysRAM1)<br>0x3: RAM (SysRAM2, 32 kB offset)<br>This bitfield only takes affect after software reset.   | 0x0   |

Table 126: **SYS\_STAT\_REG (0x50000014)**

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 7   | R    | <b>XTAL32M_SETTLED</b><br>Indicates that XTAL32M has had its settle time, as defined by TRIM_CTRL_REG[XTAL_SETTLE_N].            | 0x0   |
| 6   | R    | <b>XTAL32M_TRIM_READY</b><br>Indicates that XTAL trimming mechanism is ready, which means the trimming equals CLK_FREQ_TRIM_REG. | 0x1   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 5   | R    | -<br>Reserved  | 0x0   |
| 4   | R    | DBG_IS_UP<br>Indicates that the software debugger is attached and in connection with the Cortex. | 0x0   |
| 3   | R    | TIM_IS_UP<br>Indicates that PD_TIM is functional.  | 0x0   |
| 2   | R    | TIM_IS_DOWN<br>Indicates that PD_TIM is in powerdown.  | 0x1   |
| 1   | R    | RAD_IS_UP<br>Indicates that PD_RAD is functional.  | 0x0   |
| 0   | R    | RAD_IS_DOWN<br>Indicates that PD_RAD is in powerdown.  | 0x1   |

Table 127: TRIM\_CTRL\_REG (0x50000016)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 13:8 | R/W  | XTAL_SETTLE_N<br>Designates that the XTAL can be safely used as the CPU clock. When XTAL_CLK_CNT reaches this value, the signal XTAL32M_SETTLED bit in the SYS_STAT_REG is set. Counts in steps of 64 XTAL clock-cycles.  | 0x3F  |
| 7:6  | R/W  | XTAL_TRIM_SELECT<br>Select which source controls the XTAL trimming<br>0b00: XTAL counter. Starts XTAL32M_START_REG[XTAL32M_START] after COUNT_N * 32 xtal pulses trim is changed to CLK_FREQ_TRIM_REG[XTAL32M_TRIM].<br>0b01: XTAL OK filter. Starts with CLK_FREQ_TRIM_REG[XTAL32M_START], when XTAL amplitude is ramping is changed to CLK_FREQ_TRIM_REG[XTAL32M_TRIM].<br>0b10: statically forced off. Only uses CLK_FREQ_TRIM_REG[XTAL32M_TRIM].<br>0b11: XTAL OK filter, 2 stage. Starts with CLK_FREQ_TRIM_REG[XTAL32M_START] switches to CLK_FREQ_TRIM_REG[XTAL32M_RAMP] after timeout (32 μs), and switches to CLK_FREQ_TRIM_REG[XTAL32M_TRIM] when XTAL amplitude is ramping up. | 0x0   |
| 5:0  | R/W  | XTAL_COUNT_N<br>Defines the number of XTAL cycles to be counted, before the XTAL trimming is applied, in steps of 64 cycles.<br>0x01: 64<br>0x02: 128<br>0x3f: 4032   | 0x22  |

Table 128: RAM\_PWR\_CTRL\_REG (0x50000018)

| Bit | Mode | Symbol/Description                                 | Reset |
|-----|------|--|-------|
| 5:4 | R/W  | -<br>Reserved                                      | 0x0   |
| 3:2 | R/W  | RAM2_PWR_CTRL<br>See description of RAM1_PWR_CTRL. | 0x0   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 1:0 | R/W  | <p>RAM1_PWR_CTRL</p> <p>Power state control of the individual RAMs. May only change when the memory is not accessed.</p> <p>When in Active or Sleep mode:</p> <p>0x0: Normal operation<br/>0x1: Normal operation<br/>0x2: Retained (no access possible)<br/>0x3: Off (memory content corrupted)</p> <p>When in Extended Sleep, Deep Sleep or Hibernation mode</p> <p>0x0: Retained<br/>0x1: Off (memory content corrupted)<br/>0x2: Retained<br/>0x3: Off (memory content corrupted)</p> | 0x0   |

Table 129: CLK\_RC32K\_REG (0x50000020)

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 4:1 | R/W  | <p>RC32K_TRIM</p> <p>0000 = Lowest frequency<br/>0111 = Default<br/>1111 = Highest frequency</p>                                  | 0x7   |
| 0   | R/W  | <p>RC32K_DISABLE</p> <p>Instantly disables the 32-kHz RC oscillator.<br/>Sleep cycles cannot happen with this clock disabled.</p> | 0x0   |

Table 130: CLK\_XTAL32K\_REG (0x50000022)

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 8   | R/W  | <p>-</p> <p>Reserved</p>  | 0x0   |
| 7   | R/W  | <p>XTAL32K_DISABLE_AMPREG</p> <p>Setting this bit disables the amplitude regulation of the XTAL32kHz oscillator.<br/>Set this bit to 1 for an external clock to XTAL32Kp.<br/>Keep this bit 0 with a crystal between XTAL32Kp and XTAL32Km.</p> | 0x0   |
| 6:3 | R/W  | <p>XTAL32K_CUR</p> <p>Bias current for the 32-kHz XTAL oscillator. 0000 is minimum, 1111 is maximum, 0011 is default. For each application, there is an optimal setting for which the start-up behavior is optimal.</p>                         | 0x5   |
| 2:1 | R/W  | <p>XTAL32K_RBIAS</p> <p>Setting for the bias resistor. 00 is maximum, 11 is minimum. Preferred setting are provided by Renesas Electronics.</p>   | 0x3   |
| 0   | R/W  | <p>XTAL32K_ENABLE</p> <p>Enables the 32-kHz XTAL oscillator.<br/>Also, set GP_DATA_REG[P03_P04_FILT_DIS] = 1 for lowest current consumption.</p>  | 0x0   |

Table 131: CLK\_RC32M\_REG (0x50000024)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 10:7 | R/W  | RC32M_COSC<br>C-adjust of RC-oscillator.<br>A higher value of COSC results in a lower frequency.                                 | 0xF   |
| 6:5  | R/W  | RC32M_RANGE<br>Coarse adjust.<br>A higher value of RANGE results in a higher frequency, values 2 and 3 are equal.                | 0x0   |
| 4:1  | R/W  | RC32M_BIAS<br>Bias adjustment.   | 0x8   |
| 0    | R/W  | RC32M_DISABLE<br>Instantly disables the 32-MHz RC oscillator.<br>Disabling of the oscillator during sleep happens automatically. | 0x0   |

Table 132: CLK\_RCX\_REG (0x50000026)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 11:8 | R/W  | RCX_BIAS<br>LDO bias current.<br>0x0: Minimum<br>0xF: Maximum   | 0xA   |
| 7    | R/W  | RCX_C0<br>Add unit capacitance to RC-time delay.  | 0x1   |
| 6:2  | R/W  | RCX_CADJUST<br>Adjust capacitance part of RC-time delay.<br>0x00: Minimum capacitance<br>0x1F: Maximum capacitance  | 0x1F  |
| 1    | R/W  | RCX_RADJUST<br>Adjust resistance part of RC-time delay. Lower resistance increases power consumption.<br>0x0: Maximum resistance<br>0x1: Minimum resistance | 0x0   |
| 0    | R/W  | RCX_ENABLE<br>Enable the RCX oscillator.  | 0x0   |

Table 133: BANDGAP\_REG (0x50000028)

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 9:5 | R/W  | BGR_ITRIM<br>Trim setting for bandgap bias current<br>10000 -> -25%<br>....<br>11111 -> ~0%<br>00000 -> ~0% (typ)<br>...<br>01111 -> +32% | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 4:0 | R/W  | <p><b>BGR_TRIM</b></p> <p>Trim setting for bandgap voltage</p> <p>10000 -&gt; -6.4%</p> <p>....</p> <p>11111 -&gt; ~0%</p> <p>00000 -&gt; ~0% (typ)</p> <p>...</p> <p>01111 -&gt; +5.8%</p> | 0x0   |

Table 134: ANA\_STATUS\_REG (0x5000002A)

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 13  | R    | <p><b>DCDC_SLP_INTERVAL_STAT</b></p> <p>Indicates that there were more than 16 vdc dc sampling cycles (SLP) where the voltage was OK.</p>  | 0x0   |
| 12  | R    | <p><b>CLKLESS_WAKEUP_STAT</b></p> <p>Indicates the output of the Clockless wake-up XOR tree. If this signal is 0, the chip wakes up.</p> <p>Use the HIBERN_WKUP_POLARITY bit to set the value to 1 before going into Hibernation mode.</p>   | 0x0   |
| 11  | R    | -<br>Reserved  | 0x0   |
| 10  | R    | <p><b>LDO_GPADC_OK</b></p> <p>Indicates that LDO_GPADC output is OK</p>  | 0x0   |
| 9   | R    | <p><b>LDO_XTAL_OK</b></p> <p>Indicates that LDO_XTAL output is OK</p>  | 0x0   |
| 8   | R    | <p><b>BOOST_SELECTED</b></p> <p>0: Buck mode detected</p> <p>1: Boost mode detected</p>  | 0x0   |
| 7   | R    | <p><b>POR_VBAT_HIGH</b></p> <p>Output of V<sub>BAT_HIGH</sub> supply rail voltage monitoring circuit.</p> <p>0: Voltage level on V<sub>BAT_HIGH</sub> is lower than POR VBAT_HIGH threshold V<sub>TH_L</sub> (rail not ok, results in reset if not masked)</p> <p>1: Voltage level on V<sub>BAT_HIGH</sub> is higher than POR VBAT_HIGH threshold V<sub>TH_H</sub> (rail ok, reset released)</p> | 0x0   |
| 6   | R    | <p><b>POR_VBAT_LOW</b></p> <p>Output of V<sub>BAT_LOW</sub> supply rail voltage monitoring circuit.</p> <p>0: Voltage level on V<sub>BAT_LOW</sub> is lower than POR VBAT_LOW threshold V<sub>TH_L</sub> (rail not ok, results in reset if not masked)</p> <p>1: Voltage level on V<sub>BAT_LOW</sub> is higher than POR VBAT_LOW threshold V<sub>TH_H</sub> (rail ok, reset released)</p>       | 0x0   |
| 5   | R    | <p><b>BANDGAP_OK</b></p> <p>Indicates that BANDGAP is OK</p>   | 0x0   |
| 4   | R    | <p><b>COMP_VBAT_HIGH_NOK</b></p> <p>Indicates that V<sub>BAT_HIGH</sub> &lt; V<sub>BAT_LOW</sub> -50 mV</p>  | 0x0   |
| 3   | R    | <p><b>COMP_VBAT_HIGH_OK</b></p>  | 0x0   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
|     |      | Indicates that $V_{BAT\_HIGH} > V_{BAT\_LOW} + 50$ mV                                      |       |
| 2   | R    | DCDC_OK<br>Indicates that $V_{BAT\_LOW}$ (Buck mode) or $V_{BAT\_HIGH}$ (Boost mode) is OK | 0x0   |
| 1   | R    | LDO_LOW_OK<br>Indicates that LDO_LOW output is OK<br>(only valid for high current mode)    | 0x0   |
| 0   | R    | LDO_CORE_OK<br>Indicates that LDO_CORE output is OK  | 0x0   |

Table 135: XTAL32M\_START\_REG (0x50000030)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:8 | R/W  | XTAL32M_RAMP<br>XTAL frequency trimming register.<br>0x00: Highest frequency<br>0xFF: Lowest frequency | 0x0   |
| 7:0  | R/W  | XTAL32M_START<br>XTAL frequency trimming register.<br>0x0: Highest frequency<br>0xF: Lowest frequency  | 0x32  |

Table 136: XTAL32M\_TRSTAT\_REG (0x50000032)

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 7:0 | R    | XTAL32M_TRSTAT<br>Reads value of the current XTAL trimming | 0x0   |

Table 137: XTALRDY\_CTRL\_REG (0x50000034)

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 7:0 | R/W  | XTALRDY_CNT<br>Number of 32 kHz cycles between the crystal is enabled, and the XTALRDY_IRQ is fired. 0x00: no interrupt | 0x0   |

Table 138: XTAL32M\_CTRL0\_REG (0x50000038)

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 9   | R/W  | -<br>Reserved  | 0x0   |
| 8   | R/W  | CMP_BIAS_LVL<br>Comparator bias current setting:<br>0: 3 $\mu$ A<br>1: 1 $\mu$ A | 0x0   |
| 7:5 | R/W  | CORE_AMPL_TRIM<br>Core amplitude trimming  | 0x3   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 4:2 | R/W  | CORE_CUR_SET<br>Core current trim setting  | 0x2   |
| 1   | R/W  | CORE_AMPL_REG_NULLBIAS<br>Keep bias in ampl detector alive, even when there is a large drive | 0x0   |
| 0   | R/W  | DCBLOCK_ENABLE<br>Enable dcblock/high pass filter circuit                                    | 0x1   |

Table 139: POR\_PIN\_REG (0x50000040)

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 7   | R/W  | POR_PIN_POLARITY<br>0: Active Low<br>1: Active High<br>Note: This applies only for the GPIO pin. Reset pad has a fixed polarity  | 0x0   |
| 6:4 | R/W  | -<br>Reserved  | 0x0   |
| 3:0 | R/W  | POR_PIN_SELECT<br>Selects the GPIO which is used for POR generation.<br>0x0: GPIO pin POReset disabled<br>0x1: P0_0<br>0x2: P0_1<br>...<br>0xB: P0_10<br>0xC: P0_11<br>0xD - 0xF: reserved | 0x0   |

Table 140: POR\_TIMER\_REG (0x50000042)

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 6:0 | R/W  | POR_TIME<br>Time for the POReset to happen.<br>Formula:<br>Time = POR_TIME x 4096 x RC32k clock period<br>Default value: ~3 seconds<br>When set to 0x00, the POR TIMER is disabled. | 0x18  |

Table 141: PMU\_SLEEP\_REG (0x50000050)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 11:0 | R/W  | BG_REFRESH_INTERVAL<br>Defines the refresh interval of reference voltages (bandgap activation and sampling), in units of 2 ms. | 0x80  |

Table 142: POWER\_CTRL\_REG (0x50000052)

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 15  | R/W  | VBAT_HL_CONNECT_MODE<br>Sets the control mode fo the switch between VBAT_HIGH and VBAT_LOW<br>0: Manual (default)<br>1: Automatic (Boost mode only)   | 0x0   |
| 14  | R/W  | POR_VBAT_HIGH_HYST_DIS<br>0: Hysteresis enabled<br>1: Hysteresis disabled   | 0x1   |
| 13  | R/W  | POR_VBAT_HIGH_HYST_SEL<br>0: Low level selected<br>1: High level selected   | 0x0   |
| 12  | R/W  | POR_VBAT_HIGH_DISABLE<br>Disable por_vbat_high circuit  | 0x0   |
| 11  | R/W  | POR_VBAT_LOW_HYST_DIS<br>0: Hysteresis enabled<br>1: Hysteresis disabled  | 0x0   |
| 10  | R/W  | POR_VBAT_LOW_HYST_SEL<br>0: Low level selected<br>1: High level selected  | 0x0   |
| 9   | R/W  | POR_VBAT_LOW_DISABLE<br>Disable por_vbat_low circuit  | 0x0   |
| 8   | R/W  | CP_DISABLE<br>Disables LDO_CORE charge-pump circuit   | 0x0   |
| 7   | R/W  | LDO_VREF_HOLD_FORCE<br>Forces LDO references in HOLD mode   | 0x0   |
| 6:5 | R/W  | LDO_LOW_CTRL_REG<br>00: High-current mode in active, LDO_LOW OFF in sleep<br>01: LDO_LOW OFF<br>10: Low-current mode in active, Low-current mode in sleep<br>11: High-current mode in active, Low-current mode in sleep | 0x0   |
| 4   | R/W  | LDO_CORE_DISABLE<br>Disables LDO_CORE   | 0x0   |
| 3   | R/W  | LDO_CORE_RET_ENABLE<br>LDO_CORE_RETENTION<br>0: Disabled<br>1: Enabled  | 0x0   |
| 2   | R/W  | VBAT_HL_CONNECT<br>Switch between V <sub>BAT_HIGH</sub> and V <sub>BAT_LOW</sub><br>0: Open<br>1: Closed  | 0x0   |
| 1   | R/W  | CMP_VBAT_HIGH_OK_ENABLE<br>Enable cmp_vbat_high_ok  | 0x0   |
| 0   | R/W  | CMP_VBAT_HIGH_NOK_ENABLE  | 0x0   |

| Bit | Mode | Symbol/Description       | Reset |
|-----|------|--------------------------|-------|
|     |      | Enable cmp_vbat_high_nok |       |

Table 143: **POWER\_LEVEL\_REG (0x50000054)**

| Bit   | Mode | Symbol/Description   | Reset |
|-------|------|--|-------|
| 13:11 | R/W  | <b>DCDC_TRIM</b><br>Delta from DCDC_LEVEL nominal value<br>000: -75 mV<br>001: -50 mV<br>010: -25 mV<br>011: 0 (default)<br>100: +25 mV<br>101: +50 mV<br>110: +75 mV<br>111: +100 mV          | 0x5   |
| 10:9  | R/W  | <b>DCDC_LEVEL</b><br>00: 1.1 V when DCDC_LEVEL1V1_BUMP = 0, 1.2 V when DCDC_LEVEL1V1_BUMP = 1<br>01: 1.8 V (default)<br>10: 2.5 V<br>11: 3.0 V   | 0x1   |
| 8     | R/W  | -<br>Reserved  | 0x0   |
| 7     | R/W  | -<br>Reserved  | 0x0   |
| 6:4   | R/W  | <b>LDO_XTAL_TRIM</b><br>Delta from 0.9 V nominal value<br>000: -75 mV<br>001: -50 mV<br>010: -25 mV<br>011: 0 (default)<br>100: +25 mV<br>101: +50 mV<br>110: +75 mV<br>111: +100 mV           | 0x3   |
| 3:1   | R/W  | <b>LDO_LOW_TRIM</b><br>Delta from 1.2 V nominal value<br>000: -75 mV<br>001: -50 mV<br>010: -25 mV<br>011: 0 (default)<br>100: +25 mV<br>101: +50 mV<br>110: +75 mV<br>111: +100 mV (coldboot) | 0x7   |
| 0     | R/W  | -  | 0x0   |

| Bit | Mode | Symbol/Description | Reset |
|-----|------|--------------------|-------|
|     |      | Reserved           |       |

Table 144: **DCDC\_SLP\_CTRL\_REG (0x50000056)**

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 7:5 | R/W  | DCDC_SLP_OFFSET<br>DCDC offset voltage in sleep<br>0: 0 mV<br>1: 25 mV<br>2: 50 mV<br>3: 75 mV<br>4: 100 mV (default)<br>5: 150 mV<br>6: 200 mV<br>7: 250 mV   | 0x4   |
| 4   | R/W  | DCDC_SLP_UPDATE_INTERVAL<br>Update sampling interval dynamically   | 0x1   |
| 3:1 | R/W  | DCDC_SLP_INTERVAL<br>DCDC sampling interval in sleep. DCDC_SLP_UPDATE_INTERVAL needs to be 0x0 for this setting to take effect.<br>0: 62.5 μs<br>1: 125 μs<br>2: 250 μs<br>3: 500 μs<br>4: 1 ms<br>5: 2 ms<br>6: 4 ms<br>7: 8 ms | 0x0   |
| 0   | R/W  | DCDC_SLP_ENABLE<br>Enable DCDC in sleep  | 0x0   |

Table 145: **LDO\_CORE\_LEVEL\_REG (0x50000058)**

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 2:0 | R/W  | LDO_CORE_LEVEL<br>0: 900 mV<br>1: 910 mV<br>2: 920 mV<br>3: 930 mV<br>4: 940 mV<br>5: 960 mV<br>6: 980 mV<br>7: 1 V | 0x0   |

### 31.4 DCDC Converter Registers

Table 146: Register map DCDC

| Address    | Register                       | Description                       |
|------------|--------------------------------|-----------------------------------|
| 0x50000080 | <a href="#">DCDC_CTRL_REG</a>  | DCDC Converter Control Register   |
| 0x50000082 | <a href="#">DCDC_CTRL1_REG</a> | DCDC Converter Control Register 1 |

Table 147: [DCDC\\_CTRL\\_REG](#) (0x50000080)

| Bit   | Mode | Symbol/Description   | Reset |
|-------|------|--|-------|
| 15:12 | R/W  | <p><b>DCDC_ILIM_MAX</b></p> <p>Maximum value for automatic inductor peak current limit control.</p> <p>0x0: 6 mA<br/>                     0x1: 12 mA<br/>                     0x2: 18 mA<br/>                     0x3: 24 mA<br/>                     0x4: 30 mA<br/>                     0x5: 36 mA<br/>                     0x6: 42 mA<br/>                     0x7: 48 mA<br/>                     0x8: 54 mA (default, limits inrush current)<br/>                     0x9: 60 mA<br/>                     0xA: 66 mA<br/>                     0xB: 72 mA<br/>                     0xC: 78 mA<br/>                     0xD: 84 mA<br/>                     0xE: 90 mA<br/>                     0xF: 96 mA (set as default for low-ohmic batteries)</p> | 0x8   |
| 11:8  | R/W  | <p><b>DCDC_ILIM_MIN</b></p> <p>Minimum value for automatic inductor peak current limit control.</p> <p>0x0: 6 mA<br/>                     0x1: 12 mA<br/>                     0x2: 18 mA<br/>                     0x3: 24 mA<br/>                     0x4: 30 mA (default)<br/>                     0x5: 36 mA<br/>                     0x6: 42 mA<br/>                     0x7: 48 mA<br/>                     0x8: 54 mA<br/>                     0x9: 60 mA<br/>                     0xA: 66 mA<br/>                     0xB: 72 mA<br/>                     0xC: 78 mA<br/>                     0xD: 84 mA<br/>                     0xE: 90 mA<br/>                     0xF: 96 mA</p>   | 0x4   |
| 7:6   | R/W  | <p><b>DCDC_OK_CLR_CNT</b></p> <p>Number of subsequent V_NOK events needed to reset VDCD_OK.</p>  | 0x2   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
|     |      | 0x0: 2<br>0x1: 4<br>0x2: 8 (default)<br>0x3: 15  |       |
| 5:3 | R/W  | <b>DCDC_TIMEOUT</b><br>Switch timeout, go to next state if either switch is active for longer than this setting.<br>0x0: Disabled<br>0x1: 0.25 $\mu$ s<br>0x2: 0.50 $\mu$ s<br>0x3: 0.75 $\mu$ s<br>0x4: 1.00 $\mu$ s (default)<br>0x5: 1.25 $\mu$ s<br>0x6: 1.50 $\mu$ s<br>0x7: 1.75 $\mu$ s | 0x4   |
| 2:1 | R/W  | <b>DCDC_CLK_DIV</b><br>Idle clock divider, sets rate at which the output is monitored when the converter is idle.<br>0x0: Divide by 4<br>0x1: Divide by 8<br>0x2: Divide by 16<br>0x3: Divide by 32  | 0x1   |
| 0   | R/W  | <b>DCDC_ENABLE</b><br>Enables hardware control of the DCDC converter.<br>0: DCDC converter disabled<br>1: DCDC converter under hardware control  | 0x0   |

Table 148: **DCDC\_CTRL1\_REG (0x50000082)**

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 5   | R/W  | <b>DCDC_LEVEL1V1_BUMP</b><br>Increases the DCDC output voltage in Buck mode (DCDC_LEVEL = 00) from 1.1 V to 1.2 V.  | 0x1   |
| 4   | R/W  | <b>DCDC_FIX_ILIM_SLP</b><br>Sets a fixed inductor current limit in sleep to maximize amount of charge added per cycle and minimize the duty-cycle.<br>0x0: Automatic current limit setting remains active in Sleep mode<br>0x1: Current limit fixed in Sleep mode, value set with field DCDC_ILIM_SLP | 0x1   |
| 3:0 | R/W  | <b>DCDC_ILIM_SLP</b><br>Maximum value for the fixed inductor current in Sleep mode:<br>0x0: 6 mA<br>0x1: 12 mA<br>0x2: 18 mA<br>0x3: 24 mA<br>0x4: 30 mA<br>0x5: 36 mA<br>0x6: 42 mA<br>0x7: 48 mA  | 0xF   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | 0x8: 54 mA<br>0x9: 60 mA<br>0xA: 66 mA<br>0xB: 72 mA<br>0xC: 78 mA<br>0xD: 84 mA<br>0xE: 90 mA<br>0xF: 96 mA (default, lowest duty-cycle) |       |

## 31.5 DMA Controller Registers

Table 149: Register map DMA

| Address    | Register                           | Description                              |
|------------|------------------------------------|--|
| 0x50003600 | <a href="#">DMA0_A_STARTL_REG</a>  | Start address Low A of DMA channel 0     |
| 0x50003602 | <a href="#">DMA0_A_STARTH_REG</a>  | Start address High A of DMA channel 0    |
| 0x50003604 | <a href="#">DMA0_B_STARTL_REG</a>  | Start address Low B of DMA channel 0     |
| 0x50003606 | <a href="#">DMA0_B_STARTH_REG</a>  | Start address High B of DMA channel 0    |
| 0x50003608 | <a href="#">DMA0_INT_REG</a>       | DMA receive interrupt register channel 0 |
| 0x5000360a | <a href="#">DMA0_LEN_REG</a>       | DMA receive length register channel 0    |
| 0x5000360c | <a href="#">DMA0_CTRL_REG</a>      | Control register for the DMA channel 0   |
| 0x5000360e | <a href="#">DMA0_IDX_REG</a>       | Index value of DMA channel 0             |
| 0x50003610 | <a href="#">DMA1_A_STARTL_REG</a>  | Start address Low A of DMA channel 1     |
| 0x50003612 | <a href="#">DMA1_A_STARTH_REG</a>  | Start address High A of DMA channel 1    |
| 0x50003614 | <a href="#">DMA1_B_STARTL_REG</a>  | Start address Low B of DMA channel 1     |
| 0x50003616 | <a href="#">DMA1_B_STARTH_REG</a>  | Start address High B of DMA channel 1    |
| 0x50003618 | <a href="#">DMA1_INT_REG</a>       | DMA receive interrupt register channel 1 |
| 0x5000361a | <a href="#">DMA1_LEN_REG</a>       | DMA receive length register channel 1    |
| 0x5000361c | <a href="#">DMA1_CTRL_REG</a>      | Control register for the DMA channel 1   |
| 0x5000361e | <a href="#">DMA1_IDX_REG</a>       | Index value of DMA channel 1             |
| 0x50003620 | <a href="#">DMA2_A_STARTL_REG</a>  | Start address Low A of DMA channel 2     |
| 0x50003622 | <a href="#">DMA2_A_STARTH_REG</a>  | Start address High A of DMA channel 2    |
| 0x50003624 | <a href="#">DMA2_B_STARTL_REG</a>  | Start address Low B of DMA channel 2     |
| 0x50003626 | <a href="#">DMA2_B_STARTH_REG</a>  | Start address High B of DMA channel 2    |
| 0x50003628 | <a href="#">DMA2_INT_REG</a>       | DMA receive interrupt register channel 2 |
| 0x5000362a | <a href="#">DMA2_LEN_REG</a>       | DMA receive length register channel 2    |
| 0x5000362c | <a href="#">DMA2_CTRL_REG</a>      | Control register for the DMA channel 2   |
| 0x5000362e | <a href="#">DMA2_IDX_REG</a>       | Index value of DMA channel 2             |
| 0x50003630 | <a href="#">DMA3_A_STARTL_REG</a>  | Start address Low A of DMA channel 3     |
| 0x50003632 | <a href="#">DMA3_A_STARTH_REG</a>  | Start address High A of DMA channel 3    |
| 0x50003634 | <a href="#">DMA3_B_STARTL_REG</a>  | Start address Low B of DMA channel 3     |
| 0x50003636 | <a href="#">DMA3_B_STARTH_REG</a>  | Start address High B of DMA channel 3    |
| 0x50003638 | <a href="#">DMA3_INT_REG</a>       | DMA receive interrupt register channel 3 |
| 0x5000363a | <a href="#">DMA3_LEN_REG</a>       | DMA receive length register channel 3    |
| 0x5000363c | <a href="#">DMA3_CTRL_REG</a>      | Control register for the DMA channel 3   |
| 0x5000363e | <a href="#">DMA3_IDX_REG</a>       | Index value of DMA channel 3             |
| 0x50003680 | <a href="#">DMA_REQ_MUX_REG</a>    | DMA channel assignments                  |
| 0x50003682 | <a href="#">DMA_INT_STATUS_REG</a> | DMA interrupt status register            |
| 0x50003684 | <a href="#">DMA_CLEAR_INT_REG</a>  | DMA clear interrupt register             |

Table 150: **DMA0\_A\_STARTL\_REG (0x50003600)**

| Bit  | Mode | Symbol/Description                                   | Reset |
|------|------|--|-------|
| 15:0 | R/W  | DMA0_A_STARTL<br>Source start address, lower 16 bits | 0x0   |

Table 151: **DMA0\_A\_STARTH\_REG (0x50003602)**

| Bit  | Mode | Symbol/Description                                   | Reset |
|------|------|--|-------|
| 15:0 | R/W  | DMA0_A_STARTH<br>Source start address, upper 16 bits | 0x0   |

Table 152: **DMA0\_B\_STARTL\_REG (0x50003604)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:0 | R/W  | DMA0_B_STARTL<br>Destination start address, lower 16 bits | 0x0   |

Table 153: **DMA0\_B\_STARTH\_REG (0x50003606)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:0 | R/W  | DMA0_B_STARTH<br>Destination start address, upper 16 bits | 0x0   |

Table 154: **DMA0\_INT\_REG (0x50003608)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:0 | R/W  | DMA0_INT<br>Number of transfers until an interrupt is generated. The interrupt is generated after a transfer, if DMAx_INT_REG is equal to DMAx_IDX_REG and before DMAx_IDX_REG is incremented. The bit field IRQ_ENABLE of DMAx_CTRL_REG must be set to 1 to let the controller generate the interrupt. | 0x0   |

Table 155: **DMA0\_LEN\_REG (0x5000360A)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:0 | R/W  | DMA0_LEN<br>DMA channel's transfer length. DMAx_LEN of value 0, 1, 2, ... results into an actual transfer length of 1, 2, 3, ... | 0x0   |

Table 156: **DMA0\_CTRL\_REG (0x5000360C)**

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
| 15:14 | R    | -<br>Reserved   | 0x0   |
| 13    | R/W  | REQ_SENSE<br>0 = DMA operates with level-sensitive peripheral requests (default)<br>1 = DMA operates with (positive) edge-sensitive peripheral requests | 0x0   |
| 12    | R/W  | DMA_INIT  | 0x0   |

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
|      |      | <p>0 = DMA performs copy A1 to B1, A2 to B2, and so on ...</p> <p>1 = DMA performs copy of A1 to B1, B2, and so on ...</p> <p>This feature is useful for memory initialization to any value. Thus, BINC must be set to 1, while AINC is don't care, as only one fetch from A is done. This process cannot be interrupted by other DMA channels. It is also noted that DMA_INIT should not be used when DREQ_MODE = 1.</p>   |       |
| 11   | R/W  | <p><b>DMA_IDLE</b></p> <p>0 = Blocking mode, the DMA performs a fast back-to-back copy, disabling bus access for any bus master with lower priority.</p> <p>1 = Interrupting mode, the DMA inserts a wait cycle after each store allowing the CPU to steal cycles or cache to perform a burst read. If DREQ_MODE = 1, DMA_IDLE is don't care.</p>   | 0x0   |
| 10:8 | R/W  | <p><b>DMA_PRIO</b></p> <p>The priority level determines which DMA channel is granted access for transferring data, in case more than one channel is active and request the bus at the same time. The greater the value, the higher the priority. In specific:</p> <p>000 = lowest priority</p> <p>111 = highest priority</p> <p>If different channels with equal priority level values request the bus at the same time, an inherent priority mechanism is applied. According to this mechanism, if, for example, both the DMA0 and DMA1 channels have the same priority level, then DMA0 is first granted access to the bus.</p> | 0x0   |
| 7    | R/W  | <p><b>CIRCULAR</b></p> <p>0 = Normal mode. The DMA channel stops after having completed the transfer of length determined by DMAx_LEN_REG. DMA_ON automatically deasserts when the transfer is completed.</p> <p>1 = Circular mode (applicable only if DREQ_MODE = 1). In this mode, DMA_ON never deasserts, as the DMA channel automatically resets DMAx_IDX_REG and starts a new transfer.</p>  | 0x0   |
| 6    | R/W  | <p><b>AINC</b></p> <p>Enable increment of source address.</p> <p>0 = Do not increment (source address stays the same during the transfer)</p> <p>1 = Increment according to the value of BW bit field (by 1, when BW = 00; by 2, when BW = 01; by 4, when BW = 10)</p>  | 0x0   |
| 5    | R/W  | <p><b>BINC</b></p> <p>Enable increment of destination address.</p> <p>0 = Do not increment (destination address stays the same during the transfer)</p> <p>1 = Increment according to the value of BW bit field (by 1, when BW = 00; by 2, when BW = 01; by 4, when BW = 10)</p>  | 0x0   |
| 4    | R/W  | <p><b>DREQ_MODE</b></p> <p>0 = DMA channel starts immediately</p> <p>1 = DMA channel must be triggered by peripheral DMA request (see also the description of DMA_REQ_MUX_REG)</p>  | 0x0   |
| 3    | R/W  | <p><b>IRQ_ENABLE</b></p> <p>0 = Disable interrupt on this channel</p> <p>1 = Enable interrupt on this channel</p>   | 0x0   |
| 2:1  | R/W  | <p><b>BW</b></p> <p>Bus transfer width:</p> <p>00 = 1 byte (suggested for peripherals like UART and 8-bit SPI)</p>  | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | 01 = 2 bytes (suggested for peripherals like I2C and 16-bit SPI)<br>10 = 4 bytes (suggested for Memory-to-Memory transfers)<br>11 = Reserved  |       |
| 0   | R/W  | DMA_ON<br>0 = DMA channel is off, clocks are disabled<br>1 = DMA channel is enabled. This bit is automatically cleared after the completion of a transfer, if circular mode is not enabled. In circular mode, this bit stays set. | 0x0   |

Table 157: DMA0\_IDX\_REG (0x5000360E)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:0 | R    | DMA0_IDX<br>This (read-only) register determines the data items currently fetched by the DMA channel, during an ongoing transfer. When the transfer is completed, the register is automatically reset to 0.<br>The DMA channel uses this register to form the source/destination address of the next DMA cycle, considering also AINC/BINC and BW. | 0x0   |

Table 158: DMA1\_A\_STARTL\_REG (0x50003610)

| Bit  | Mode | Symbol/Description                                   | Reset |
|------|------|--|-------|
| 15:0 | R/W  | DMA1_A_STARTL<br>Source start address, lower 16 bits | 0x0   |

Table 159: DMA1\_A\_STARTH\_REG (0x50003612)

| Bit  | Mode | Symbol/Description                                   | Reset |
|------|------|--|-------|
| 15:0 | R/W  | DMA1_A_STARTH<br>Source start address, upper 16 bits | 0x0   |

Table 160: DMA1\_B\_STARTL\_REG (0x50003614)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:0 | R/W  | DMA1_B_STARTL<br>Destination start address, lower 16 bits | 0x0   |

Table 161: DMA1\_B\_STARTH\_REG (0x50003616)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:0 | R/W  | DMA1_B_STARTH<br>Destination start address, upper 16 bits | 0x0   |

Table 162: DMA1\_INT\_REG (0x50003618)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:0 | R/W  | DMA1_INT<br>Number of transfers until an interrupt is generated. The interrupt is generated after a transfer, if DMAx_INT_REG is equal to DMAx_IDX_REG and before | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | DMAx_IDX_REG is incremented. The bit field IRQ_ENABLE of DMAx_CTRL_REG must be set to 1 to let the controller generate the interrupt. |       |

Table 163: DMA1\_LEN\_REG (0x5000361A)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:0 | R/W  | DMA1_LEN<br>DMA channel's transfer length. DMAx_LEN of value 0, 1, 2, ... results into an actual transfer length of 1, 2, 3, ... | 0x0   |

Table 164: DMA1\_CTRL\_REG (0x5000361C)

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
| 15:14 | R    | -<br>Reserved   | 0x0   |
| 13    | R/W  | REQ_SENSE<br>0 = DMA operates with level-sensitive peripheral requests (default)<br>1 = DMA operates with (positive) edge-sensitive peripheral requests   | 0x0   |
| 12    | R/W  | DMA_INIT<br>0 = DMA performs copy A1 to B1, A2 to B2, and so on ...<br>1 = DMA performs copy of A1 to B1, B2, and so on ...<br>This feature is useful for memory initialization to any value. Thus, BINC must be set to 1, while AINC is don't care, as only one fetch from A is done. This process cannot be interrupted by other DMA channels. It is also noted that DMA_INIT should not be used when DREQ_MODE = 1.  | 0x0   |
| 11    | R/W  | DMA_IDLE<br>0 = Blocking mode, the DMA performs a fast back-to-back copy, disabling bus access for any bus master with lower priority.<br>1 = Interrupting mode, the DMA inserts a wait cycle after each store allowing the CPU to steal cycles or cache to perform a burst read. If DREQ_MODE= 1, DMA_IDLE is don't care.  | 0x0   |
| 10:8  | R/W  | DMA_PRIO<br>The priority level determines which DMA channel is granted access for transferring data, in case more than one channel is active and request the bus at the same time. The greater the value, the higher the priority. In specific:<br>000 = lowest priority<br>111 = highest priority<br>If different channels with equal priority level values request the bus at the same time, an inherent priority mechanism is applied. According to this mechanism, if, for example, both the DMA0 and DMA1 channels have the same priority level, then DMA0 is first granted access to the bus. | 0x0   |
| 7     | R/W  | CIRCULAR<br>0 = Normal mode. The DMA channel stops after having completed the transfer of length determined by DMAx_LEN_REG. DMA_ON automatically deasserts when the transfer is completed.<br>1 = Circular mode (applicable only if DREQ_MODE = 1). In this mode, DMA_ON never deasserts, as the DMA channel automatically resets DMAx_IDX_REG and starts a new transfer.  | 0x0   |
| 6     | R/W  | AINC  | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | Enable increment of source address.<br>0 = Do not increment (source address stays the same during the transfer)<br>1 = Increment according to the value of BW bit field (by 1, when BW = 00; by 2, when BW = 01; by 4, when BW = 10)                          |       |
| 5   | R/W  | <b>BINC</b><br>Enable increment of destination address.<br>0 = Do not increment (destination address stays the same during the transfer)<br>1 = Increment according to the value of BW bit field (by 1, when BW = 00; by 2, when BW = 01; by 4, when BW = 10) | 0x0   |
| 4   | R/W  | <b>DREQ_MODE</b><br>0 = DMA channel starts immediately<br>1 = DMA channel must be triggered by peripheral DMA request (see also the description of DMA_REQ_MUX_REG)   | 0x0   |
| 3   | R/W  | <b>IRQ_ENABLE</b><br>0 = disable interrupt on this channel<br>1 = enable interrupt on this channel  | 0x0   |
| 2:1 | R/W  | <b>BW</b><br>Bus transfer width:<br>00 = 1 byte (suggested for peripherals like UART and 8-bit SPI)<br>01 = 2 bytes (suggested for peripherals like I2C and 16-bit SPI)<br>10 = 4 bytes (suggested for Memory-to-Memory transfers)<br>11 = Reserved           | 0x0   |
| 0   | R/W  | <b>DMA_ON</b><br>0 = DMA channel is off, clocks are disabled<br>1 = DMA channel is enabled. This bit is automatically cleared after the completion of a transfer, if circular mode is not enabled. In circular mode, this bit stays set.                      | 0x0   |

Table 165: **DMA1\_IDX\_REG (0x5000361E)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:0 | R    | <b>DMA1_IDX</b><br>This (read-only) register determines the data items currently fetched by the DMA channel, during an ongoing transfer. When the transfer is completed, the register is automatically reset to 0.<br>The DMA channel uses this register to form the source/destination address of the next DMA cycle, considering also AINC/BINC and BW. | 0x0   |

Table 166: **DMA2\_A\_STARTL\_REG (0x50003620)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:0 | R/W  | <b>DMA2_A_STARTL</b><br>Source start address, lower 16 bits | 0x0   |

Table 167: **DMA2\_A\_STARTH\_REG (0x50003622)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|----------------------|-------|
| 15:0 | R/W  | <b>DMA2_A_STARTH</b> | 0x0   |

| Bit | Mode | Symbol/Description                  | Reset |
|-----|------|-------------------------------------|-------|
|     |      | Source start address, upper 16 bits |       |

Table 168: **DMA2\_B\_STARTL\_REG (0x50003624)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:0 | R/W  | DMA2_B_STARTL<br>Destination start address, lower 16 bits | 0x0   |

Table 169: **DMA2\_B\_STARTH\_REG (0x50003626)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:0 | R/W  | DMA2_B_STARTH<br>Destination start address, upper 16 bits | 0x0   |

Table 170: **DMA2\_INT\_REG (0x50003628)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:0 | R/W  | DMA2_INT<br>Number of transfers until an interrupt is generated. The interrupt is generated after a transfer, if DMAx_INT_REG is equal to DMAx_IDX_REG and before DMAx_IDX_REG is incremented. The bit field IRQ_ENABLE of DMAx_CTRL_REG must be set to 1 to let the controller generate the interrupt. | 0x0   |

Table 171: **DMA2\_LEN\_REG (0x5000362A)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:0 | R/W  | DMA2_LEN<br>DMA channel's transfer length. DMAx_LEN of value 0, 1, 2, ... results into an actual transfer length of 1, 2, 3, ... | 0x0   |

Table 172: **DMA2\_CTRL\_REG (0x5000362C)**

| Bit   | Mode | Symbol/Description   | Reset |
|-------|------|--|-------|
| 15:14 | R    | -<br>Reserved  | 0x0   |
| 13    | R/W  | REQ_SENSE<br>0 = DMA operates with level-sensitive peripheral requests (default)<br>1 = DMA operates with (positive) edge-sensitive peripheral requests  | 0x0   |
| 12    | R/W  | DMA_INIT<br>0 = DMA performs copy A1 to B1, A2 to B2, and so on ...<br>1 = DMA performs copy of A1 to B1, B2, and so on ...<br>This feature is useful for memory initialization to any value. Thus, BINC must be set to 1, while AINC is don't care, as only one fetch from A is done. This process cannot be interrupted by other DMA channels. It is also noted that DMA_INIT should not be used when DREQ_MODE = 1. | 0x0   |
| 11    | R/W  | DMA_IDLE<br>0 = Blocking mode, the DMA performs a fast back-to-back copy, disabling bus access for any bus master with lower priority.   | 0x0   |

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
|      |      | 1 = Interrupting mode, the DMA inserts a wait cycle after each store allowing the CPU to steal cycles or cache to perform a burst read. If DREQ_MODE = 1, DMA_IDLE is don't care.  |       |
| 10:8 | R/W  | <p><b>DMA_PRIO</b></p> <p>The priority level determines which DMA channel is granted access for transferring data, in case more than one channel is active and request the bus at the same time. The greater the value, the higher the priority. In specific:</p> <p>000 = lowest priority<br/>111 = highest priority</p> <p>If different channels with equal priority level values request the bus at the same time, an inherent priority mechanism is applied. According to this mechanism, if, for example, both the DMA0 and DMA1 channels have the same priority level, then DMA0 is first granted access to the bus.</p> | 0x0   |
| 7    | R/W  | <p><b>CIRCULAR</b></p> <p>0 = Normal mode. The DMA channel stops after having completed the transfer of length determined by DMAx_LEN_REG. DMA_ON automatically deasserts when the transfer is completed.</p> <p>1 = Circular mode (applicable only if DREQ_MODE = 1). In this mode, DMA_ON never deasserts, as the DMA channel automatically resets DMAx_IDX_REG and starts a new transfer.</p>   | 0x0   |
| 6    | R/W  | <p><b>AINC</b></p> <p>Enable increment of destination address.</p> <p>0 = Do not increment (destination address stays the same during the transfer)<br/>1 = Increment according to the value of BW bit field (by 1, when BW = 00; by 2, when BW = 01; by 4, when BW = 10)</p>  | 0x0   |
| 5    | R/W  | <p><b>BINC</b></p> <p>Enable increment of destination address</p> <p>0 = Do not increment<br/>1 = Increment according to the value of BW</p>   | 0x0   |
| 4    | R/W  | <p><b>DREQ_MODE</b></p> <p>0 = DMA channel starts immediately<br/>1 = DMA channel must be triggered by peripheral DMA request (see also the description of DMA_REQ_MUX_REG)</p>  | 0x0   |
| 3    | R/W  | <p><b>IRQ_ENABLE</b></p> <p>0 = Disable interrupt on this channel<br/>1 = Enable interrupt on this channel</p>   | 0x0   |
| 2:1  | R/W  | <p><b>BW</b></p> <p>Bus transfer width:</p> <p>00 = 1 byte (suggested for peripherals like UART and 8-bit SPI)<br/>01 = 2 bytes (suggested for peripherals like I2C and 16-bit SPI)<br/>10 = 4 bytes (suggested for Memory-to-Memory transfers)<br/>11 = Reserved</p>  | 0x0   |
| 0    | R/W  | <p><b>DMA_ON</b></p> <p>0 = DMA channel is off, clocks are disabled<br/>1 = DMA channel is enabled. This bit is automatically cleared after the completion of a transfer, if circular mode is not enabled. In circular mode, this bit stays set.</p>   | 0x0   |

Table 173: **DMA2\_IDX\_REG (0x5000362E)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:0 | R    | DMA2_IDX<br>This (read-only) register determines the data items currently fetched by the DMA channel, during an ongoing transfer. When the transfer is completed, the register is automatically reset to 0.<br>The DMA channel uses this register to form the source/destination address of the next DMA cycle, considering also AINC/BINC and BW. | 0x0   |

Table 174: **DMA3\_A\_STARTL\_REG (0x50003630)**

| Bit  | Mode | Symbol/Description                                   | Reset |
|------|------|--|-------|
| 15:0 | R/W  | DMA3_A_STARTL<br>Source start address, lower 16 bits | 0x0   |

Table 175: **DMA3\_A\_STARTH\_REG (0x50003632)**

| Bit  | Mode | Symbol/Description                                   | Reset |
|------|------|--|-------|
| 15:0 | R/W  | DMA3_A_STARTH<br>Source start address, upper 16 bits | 0x0   |

Table 176: **DMA3\_B\_STARTL\_REG (0x50003634)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:0 | R/W  | DMA3_B_STARTL<br>Destination start address, lower 16 bits | 0x0   |

Table 177: **DMA3\_B\_STARTH\_REG (0x50003636)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:0 | R/W  | DMA3_B_STARTH<br>Destination start address, upper 16 bits | 0x0   |

Table 178: **DMA3\_INT\_REG (0x50003638)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:0 | R/W  | DMA3_INT<br>Number of transfers until an interrupt is generated. The interrupt is generated after a transfer, if DMAx_INT_REG is equal to DMAx_IDX_REG and before DMAx_IDX_REG is incremented. The bit field IRQ_ENABLE of DMAx_CTRL_REG must be set to 1 to let the controller generate the interrupt. | 0x0   |

Table 179: **DMA3\_LEN\_REG (0x5000363A)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:0 | R/W  | DMA3_LEN<br>DMA channel's transfer length. DMAx_LEN of value 0, 1, 2, ... results into an actual transfer length of 1, 2, 3, ... | 0x0   |

Table 180: DMA3\_CTRL\_REG (0x5000363C)

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
| 15:14 | R    | -<br>Reserved   | 0x0   |
| 13    | R/W  | REQ_SENSE<br>0 = DMA operates with level-sensitive peripheral requests (default)<br>1 = DMA operates with (positive) edge-sensitive peripheral requests   | 0x0   |
| 12    | R/W  | DMA_INIT<br>0 = DMA performs copy A1 to B1, A2 to B2, and so on ...<br>1 = DMA performs copy of A1 to B1, B2, and so on ...<br>This feature is useful for memory initialization to any value. Thus, BINIC must be set to 1, while AINC is don't care, as only one fetch from A is done. This process cannot be interrupted by other DMA channels. It is also noted that DMA_INIT should not be used when DREQ_MODE = 1.   | 0x0   |
| 11    | R/W  | DMA_IDLE<br>0 = Blocking mode, the DMA performs a fast back-to-back copy, disabling bus access for any bus master with lower priority.<br>1 = Interrupting mode, the DMA inserts a wait cycle after each store allowing the CPU to steal cycles or cache to perform a burst read. If DREQ_MODE = 1, DMA_IDLE is don't care.   | 0x0   |
| 10:8  | R/W  | DMA_PRIO<br>The priority level determines which DMA channel is granted access for transferring data, in case more than one channel is active and request the bus at the same time. The greater the value, the higher the priority. In specific:<br>000 = lowest priority<br>111 = highest priority<br>If different channels with equal priority level values request the bus at the same time, an inherent priority mechanism is applied. According to this mechanism, if, for example, both the DMA0 and DMA1 channels have the same priority level, then DMA0 is first granted access to the bus. | 0x0   |
| 7     | R/W  | CIRCULAR<br>0 = Normal mode. The DMA channel stops after having completed the transfer of length determined by DMAx_LEN_REG. DMA_ON automatically deasserts when the transfer is completed.<br>1 = Circular mode (applicable only if DREQ_MODE = 1). In this mode, DMA_ON never deasserts, as the DMA channel automatically resets DMAx_IDX_REG and starts a new transfer.  | 0x0   |
| 6     | R/W  | AINC<br>Enable increment of source address.<br>0 = Do not increment (source address stays the same during the transfer)<br>1 = Increment according to the value of BW bit field (by 1, when BW = 00; by 2, when BW = 01; by 4, when BW = 10)  | 0x0   |
| 5     | R/W  | BINC<br>Enable increment of destination address.<br>0 = Do not increment (destination address stays the same during the transfer)<br>1 = Increment according to the value of BW bit field (by 1, when BW = 00; by 2, when BW = 01; by 4, when BW = 10)  | 0x0   |
| 4     | R/W  | DREQ_MODE<br>0 = DMA channel starts immediately   | 0x0   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
|     |      | 1 = DMA channel must be triggered by peripheral DMA request (see also the description of DMA_REQ_MUX_REG)  |       |
| 3   | R/W  | IRQ_ENABLE<br>0 = Disable interrupt on this channel<br>1 = Enable interrupt on this channel  | 0x0   |
| 2:1 | R/W  | BW<br>Bus transfer width:<br>00 = 1 byte (suggested for peripherals like UART and 8-bit SPI)<br>01 = 2 bytes (suggested for peripherals like I2C and 16-bit SPI)<br>10 = 4 bytes (suggested for Memory-to-Memory transfers)<br>11 = Reserved | 0x0   |
| 0   | R/W  | DMA_ON<br>0 = DMA channel is off, clocks are disabled<br>1 = DMA channel is enabled. This bit is automatically cleared after the completion of a transfer, if circular mode is not enabled. In circular mode, this bit stays set.            | 0x0   |

Table 181: DMA3\_IDX\_REG (0x5000363E)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:0 | R    | DMA3_IDX<br>This (read-only) register determines the data items currently fetched by the DMA channel, during an ongoing transfer. When the transfer is completed, the register is automatically reset to 0.<br>The DMA channel uses this register to form the source/destination address of the next DMA cycle, considering also AINC/BINC and BW. | 0x0   |

Table 182: DMA\_REQ\_MUX\_REG (0x50003680)

| Bit   | Mode | Symbol/Description   | Reset |
|-------|------|--|-------|
| 15:12 | R/W  | -<br>Reserved  | 0xF   |
| 11:8  | R/W  | -<br>Reserved  | 0xF   |
| 7:4   | R/W  | DMA23_SEL<br>Select which combination of peripherals are mapped on the DMA channels. The peripherals are mapped as pairs on two channels.<br>Hence, the first DMA request (peripheral-to-memory) is mapped on channel 2 and the second (memory-to-peripheral) on channel 3.<br>See also the description of DMA01_SEL bit field of this register for the supported peripherals. | 0xF   |
| 3:0   | R/W  | DMA01_SEL<br>Select which combination of peripherals are mapped on the DMA channels. The peripherals are mapped as pairs on two channels.<br>Hence, the first DMA request (peripheral-to-memory) is mapped on channel 0 and the second (memory-to-peripheral) on channel 1.<br>0x0: SPI_rx/SPI_tx<br>0x1: Reserved<br>0x2: UART_rx/UART_tx                                     | 0xF   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | 0x3: UART2_rx/UART2_tx<br>0x4: I2C_rx/I2C_tx<br>0x5: GP_ADC (RX only)<br>0x6-0xE: Reserved<br>0xF: None<br><br>Note: If any of the two available peripheral selector fields (DMA01_SEL, DMA23_SEL) have the same value, the lesser significant selector has higher priority and controls the DMA acknowledge. Hence, if DMA01_SEL = DMA23_SEL, the channels 0 and 1 generate the DMA acknowledge signals for the selected peripheral. Consequently, it is suggested to assign the intended peripheral value to a unique selector field. |       |

Table 183: DMA\_INT\_STATUS\_REG (0x50003682)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:8 | R    | -<br>Reserved   | 0x0   |
| 7    | R    | -<br>Reserved   | 0x0   |
| 6    | R    | -<br>Reserved   | 0x0   |
| 5    | R    | -<br>Reserved   | 0x0   |
| 4    | R    | -<br>Reserved   | 0x0   |
| 3    | R    | DMA_IRQ_CH3<br>0: IRQ on channel 3 is not set<br>1: IRQ on channel 3 is set | 0x0   |
| 2    | R    | DMA_IRQ_CH2<br>0: IRQ on channel 2 is not set<br>1: IRQ on channel 2 is set | 0x0   |
| 1    | R    | DMA_IRQ_CH1<br>0: IRQ on channel 1 is not set<br>1: IRQ on channel 1 is set | 0x0   |
| 0    | R    | DMA_IRQ_CH0<br>0: IRQ on channel 0 is not set<br>1: IRQ on channel 0 is set | 0x0   |

Table 184: DMA\_CLEAR\_INT\_REG (0x50003684)

| Bit  | Mode | Symbol/Description | Reset |
|------|------|--------------------|-------|
| 15:8 | R    | -<br>Reserved      | 0x0   |
| 7    | R    | -<br>Reserved      | 0x0   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 6   | R    | -<br>Reserved  | 0x0   |
| 5   | R    | -<br>Reserved  | 0x0   |
| 4   | R    | -<br>Reserved  | 0x0   |
| 3   | R0/W | DMA_RST_IRQ_CH3<br>Writing 1 resets the status bit of DMA_INT_STATUS_REG for channel 3; writing 0 has no effect. | 0x0   |
| 2   | R0/W | DMA_RST_IRQ_CH2<br>Writing 1 resets the status bit of DMA_INT_STATUS_REG for channel 2; writing 0 has no effect. | 0x0   |
| 1   | R0/W | DMA_RST_IRQ_CH1<br>Writing 1 resets the status bit of DMA_INT_STATUS_REG for channel 1; writing 0 has no effect. | 0x0   |
| 0   | R0/W | DMA_RST_IRQ_CH0<br>Writing 1 resets the status bit of DMA_INT_STATUS_REG for channel 0; writing 0 has no effect. | 0x0   |

## 31.6 General-Purpose ADC Registers

Table 185: Register map GPADC

| Address    | Register                             | Description                                  |
|------------|--------------------------------------|--|
| 0x50001500 | <a href="#">GP_ADC_CTRL_REG</a>      | General Purpose ADC Control Register         |
| 0x50001502 | <a href="#">GP_ADC_CTRL2_REG</a>     | General Purpose ADC Second Control Register  |
| 0x50001504 | <a href="#">GP_ADC_CTRL3_REG</a>     | General Purpose ADC Third Control Register   |
| 0x50001506 | <a href="#">GP_ADC_SEL_REG</a>       | General Purpose ADC Input Selection Register |
| 0x50001508 | <a href="#">GP_ADC_OFFP_REG</a>      | General Purpose ADC Positive Offset Register |
| 0x5000150a | <a href="#">GP_ADC_OFFN_REG</a>      | General Purpose ADC Negative Offset Register |
| 0x5000150e | <a href="#">GP_ADC_CLEAR_INT_REG</a> | General Purpose ADC Clear Interrupt Register |
| 0x50001510 | <a href="#">GP_ADC_RESULT_REG</a>    | General Purpose ADC Result Register          |

Table 186: [GP\\_ADC\\_CTRL\\_REG](#) (0x50001500)

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 12  | R/W  | <a href="#">DIE_TEMP_EN</a><br>Enables the die-temperature sensor. Output can be measured on GPADC input 4.   | 0x0   |
| 11  | R/W  | -<br>Reserved   | 0x0   |
| 10  | R/W  | <a href="#">GP_ADC_LDO_HOLD</a><br>0: GPADC LDO tracking bandgap reference<br>1: GPADC LDO hold sampled bandgap reference   | 0x0   |
| 9   | R/W  | <a href="#">GP_ADC_CHOP</a><br>0: Chopper mode off<br>1: Chopper mode enabled. Takes two samples with opposite <a href="#">GP_ADC_SIGN</a> to cancel the internal offset voltage of the ADC; Highly recommended for DC-measurements.    | 0x0   |
| 8   | R/W  | <a href="#">GP_ADC_SIGN</a><br>0: Default<br>1: Conversion with opposite sign at input and output to cancel out the internal offset of the ADC and low-frequency.   | 0x0   |
| 7   | R/W  | <a href="#">GP_ADC_MUTE</a><br>0: Normal operation<br>1: Mute ADC input. Takes sample at mid-scale (to determine the internal offset and/or noise of the ADC with regards to <a href="#">VDD_REF</a> which is also sampled by the ADC). | 0x0   |
| 6   | R/W  | <a href="#">GP_ADC_SE</a><br>0: Differential mode<br>1: Single ended mode   | 0x0   |
| 5   | R/W  | <a href="#">GP_ADC_MINT</a><br>0: Disable (mask) <a href="#">GP_ADC_INT</a> .<br>1: Enable <a href="#">GP_ADC_INT</a> to ICU.   | 0x0   |
| 4   | R    | <a href="#">GP_ADC_INT</a>  | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | 1: AD conversion ready and has generated an interrupt. Must be cleared by writing any value to GP_ADC_CLEAR_INT_REG.  |       |
| 3   | R/W  | GP_ADC_DMA_EN<br>0: DMA functionality disabled<br>1: DMA functionality enabled  | 0x0   |
| 2   | R/W  | GP_ADC_CONT<br>0: Manual ADC mode, a single result is generated after setting the GP_ADC_START bit.<br>1: Continuous ADC mode, new ADC results is constantly stored in GP_ADC_RESULT_REG. Still GP_ADC_START has to be set to start the execution. The time between conversions is configurable with GP_ADC_INTERVAL. | 0x0   |
| 1   | R/W  | GP_ADC_START<br>0: ADC conversion ready.<br>1: If a 1 is written, the ADC starts a conversion. After the conversion, this bit is set to 0 and the GP_ADC_INT bit is set. It is not allowed to write this bit while it is not (yet) zero.  | 0x0   |
| 0   | R/W  | GP_ADC_EN<br>0: LDO is off and ADC is disabled.<br>1: LDO is turned on and afterwards the ADC is enabled.   | 0x0   |

**Table 187: GP\_ADC\_CTRL2\_REG (0x50001502)**

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
| 15:13 | R/W  | GP_ADC_STORE_DEL<br>0: Data is stored after handshake synchronization<br>1: Data is stored 2 ADC_CLK cycles after internal start trigger<br>7: Data is stored 8 ADC_CLK cycles after internal start trigger           | 0x0   |
| 12:9  | R/W  | GP_ADC_SMPL_TIME<br>0: The sample time (switch is closed) is two ADC_CLK cycles<br>1: The sample time is 1*8 ADC_CLK cycles<br>2: The sample time is 2*8 ADC_CLK cycles<br>15: The sample time is 15*8 ADC_CLK cycles | 0x1   |
| 8:6   | R/W  | GP_ADC_CONV_NRS<br>0: 1 sample is taken or 2 in case ADC_CHOP is active.<br>1: 2 samples are taken.<br>2: 4 samples are taken.<br>7: 128 samples are taken.   | 0x0   |
| 5:4   | R/W  | -<br>Reserved   | 0x1   |
| 3     | R/W  | -<br>Reserved   | 0x0   |
| 2     | R/W  | GP_ADC_I20U<br>1: Adds 20 $\mu$ A constant load current at the ADC LDO to minimize ripple on the reference voltage of the ADC.  | 0x0   |
| 1:0   | R/W  | GP_ADC_ATTN   | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | 0: No attenuator (input voltages up to 0.9 V allowed)<br>1: Enabling 2x attenuator (input voltages up to 1.8 V allowed)<br>2: Enabling 3x attenuator (input voltages up to 2.7 V allowed)<br>3: Enabling 4x attenuator (input voltages up to 3.6 V allowed)<br>Enabling the attenuator requires a longer sampling time. |       |

Table 188: GP\_ADC\_CTRL3\_REG (0x50001504)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:8 | R/W  | GP_ADC_INTERVAL<br>Defines the interval between two ADC conversions in case GP_ADC_CONT is set.<br>0: No extra delay between two conversions.<br>1: 1.024 ms interval between two conversions.<br>2: 2.048 ms interval between two conversions.<br>255: 261.12 ms interval between two conversions. | 0x0   |
| 7:0  | R/W  | GP_ADC_EN_DEL<br>Defines the delay for enabling the ADC after enabling the LDO.<br>0: Not allowed<br>1: 4x ADC_CLK period.<br>n: n*4x ADC_CLK period.   | 0x40  |

Table 189: GP\_ADC\_SEL\_REG (0x50001506)

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 7   | R/W  | -<br>Reserved  | 0x0   |
| 6:4 | R/W  | GP_ADC_SEL_P<br>ADC positive input selection.<br>0: ADC0 (P0[1])<br>1: ADC1 (P0[2])<br>2: ADC2 (P0[6])<br>3: ADC3 (P0[7])<br>4: Temperature Sensor<br>5: VBAT_HIGH<br>6: VBAT_LOW<br>7: VDDD       | 0x0   |
| 3   | R/W  | -<br>Reserved  | 0x0   |
| 2:0 | R/W  | GP_ADC_SEL_N<br>ADC negative input selection. Differential only (GP_ADC_SE=0).<br>0: ADC0 (P0[1])<br>1: ADC1 (P0[2])<br>2: ADC2 (P0[6])<br>3: ADC3 (P0[7])<br>All other combinations are reserved. | 0x0   |

Table 190: GP\_ADC\_OFFP\_REG (0x50001508)

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 9:0 | R/W  | GP_ADC_OFFP<br>Offset adjust of the "positive" array of ADC-network (effective if "GP_ADC_SE=0", or "GP_ADC_SE=1 AND GP_ADC_SIGN=0 OR GP_ADC_CHOP=1") | 0x200 |

Table 191: GP\_ADC\_OFFN\_REG (0x5000150A)

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 9:0 | R/W  | GP_ADC_OFFN<br>Offset adjust of the "negative" array of ADC-network (effective if "GP_ADC_SE=0", or "GP_ADC_SE=1 AND GP_ADC_SIGN=1 OR GP_ADC_CHOP=1") | 0x200 |

Table 192: GP\_ADC\_CLEAR\_INT\_REG (0x5000150E)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:0 | R0/W | GP_ADC_CLR_INT<br>Writing any value to this register clears the ADC_INT interrupt. Reading returns 0. | 0x0   |

Table 193: GP\_ADC\_RESULT\_REG (0x50001510)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:0 | R    | GP_ADC_VAL<br>Returns the 10 up to 16 bits linear value of the last AD conversion. The upper 10 bits are always valid, the lower 6 bits are only valid in case oversampling has been applied. Two samples result in one extra bit and 64 samples result in six extra bits. | 0x0   |

## 31.7 General-Purpose I/O Registers

Table 194: Register map GPIO

| Address    | Register          | Description                           |
|------------|-------------------|---------------------------------------|
| 0x50003000 | P0_DATA_REG       | P0 Data input/output Register         |
| 0x50003002 | P0_SET_DATA_REG   | P0 Set port pins Register             |
| 0x50003004 | P0_RESET_DATA_REG | P0 Reset port pins Register           |
| 0x50003006 | P00_MODE_REG      | P00 Mode Register                     |
| 0x50003008 | P01_MODE_REG      | P01 Mode Register                     |
| 0x5000300a | P02_MODE_REG      | P02 Mode Register                     |
| 0x5000300c | P03_MODE_REG      | P03 Mode Register                     |
| 0x5000300e | P04_MODE_REG      | P04 Mode Register                     |
| 0x50003010 | P05_MODE_REG      | P05 Mode Register                     |
| 0x50003012 | P06_MODE_REG      | P06 Mode Register                     |
| 0x50003014 | P07_MODE_REG      | P07 Mode Register                     |
| 0x50003016 | P08_MODE_REG      | P08 Mode Register                     |
| 0x50003018 | P09_MODE_REG      | P09 Mode Register                     |
| 0x5000301a | P010_MODE_REG     | P010 Mode Register                    |
| 0x5000301c | P011_MODE_REG     | P011 Mode Register                    |
| 0x5000301e | PAD_WEAK_CTRL_REG | Pad driving strength control Register |
| 0x50003042 | TEST_CTRL5_REG    | Test Control Register 5               |

Table 195: P0\_DATA\_REG (0x50003000)

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
| 15:12 | -    | -<br>Reserved   | 0x0   |
| 11:0  | R/W  | P0_DATA<br>Sets P0 output register when written.<br>Returns the value of P0 port when read. | 0x0   |

Table 196: P0\_SET\_DATA\_REG (0x50003002)

| Bit   | Mode | Symbol/Description   | Reset |
|-------|------|--|-------|
| 15:12 | -    | -<br>Reserved  | 0x0   |
| 11:0  | R0/W | P0_SET<br>Writing 1 to P0[x] sets P0[x] to 1.<br>Writing 0 is discarded, reading returns 0 | 0x0   |

Table 197: P0\_RESET\_DATA\_REG (0x50003004)

| Bit   | Mode | Symbol/Description | Reset |
|-------|------|--------------------|-------|
| 15:12 | -    | -<br>Reserved      | 0x0   |

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 11:0 | R0/W | P0_RESET<br>Writing 1 to P0[x] sets P0[x] to 0.<br>Writing 0 is discarded, reading returns 0. | 0x0   |

Table 198: P00\_MODE\_REG (0x50003006)

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
| 15:10 | -    | -<br>Reserved   | 0x0   |
| 9:8   | R/W  | PUPD<br>00 = Input, no resistors selected<br>01 = Input, pull-up selected<br>10 = Input, pull-down selected<br>11 = Output, no resistors selected<br>In ADC mode, these bits are don't care.  | 0x2   |
| 7:5   | -    | -<br>Reserved   | 0x0   |
| 4:0   | R/W  | PID<br>Function of port<br>0 = GPIO (pin direction determined by "PUPD" field)<br>1 = UART1_RX<br>2 = UART1_TX<br>3 = UART2_RX<br>4 = UART2_TX<br>5 = SYS_CLK<br>6 = LP_CLK<br>7 = SPI_DATA_READY (new, pin direction automatically set to INPUT)<br>8 = Reserved<br>9 = I2C_SCL<br>10 = I2C_SDA<br>11 = PWM5<br>12 = PWM6<br>13 = PWM7<br>14 = Reserved<br>15 = ADC (only for P0_1, P0_2, P0_6 and P0_7)<br>16 = PWM0<br>17 = PWM1<br>18 = BLE_DIAG (signals mapped to P0[3:0] are also mapped to P0[11:8])<br>19 = UART1_CTSN<br>20 = UART1_RTSN<br>21 = Reserved<br>22 = Reserved<br>23 = PWM2<br>24 = PWM3<br>25 = PWM4<br>26 = SPI_DI<br>27 = SPI_DO | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | 28 = SPI_CLK<br>29 = SPI_CSN0<br>30 = SPI_CSN1<br>31 = Reserved<br>Note: When a certain input function (like SPI_DI) is selected on more than 1 pins, the pin of the lowest index has the highest priority. |       |

Table 199: P01\_MODE\_REG (0x50003008)

| Bit   | Mode | Symbol/Description   | Reset |
|-------|------|--|-------|
| 15:10 | -    | -<br>Reserved  | 0x0   |
| 9:8   | R/W  | PUPD<br>00 = Input, no resistors selected<br>01 = Input, pull-up selected<br>10 = Input, pull-down selected<br>11 = Output, no resistors selected<br>In ADC mode, these bits are don't care. | 0x2   |
| 7:5   | -    | -<br>Reserved  | 0x0   |
| 4:0   | R/W  | PID<br>See P00_MODE_REG[PID]   | 0x0   |

Table 200: P02\_MODE\_REG (0x5000300A)

| Bit   | Mode | Symbol/Description   | Reset |
|-------|------|--|-------|
| 15:10 | -    | -<br>Reserved  | 0x0   |
| 9:8   | R/W  | PUPD<br>00 = Input, no resistors selected<br>01 = Input, pull-up selected<br>10 = Input, pull-down selected<br>11 = Output, no resistors selected<br>In ADC mode, these bits are don't care. | 0x2   |
| 7:5   | -    | -<br>Reserved  | 0x0   |
| 4:0   | R/W  | PID<br>See P00_MODE_REG[PID]   | 0x0   |

Table 201: P03\_MODE\_REG (0x5000300C)

| Bit   | Mode | Symbol/Description | Reset |
|-------|------|--------------------|-------|
| 15:10 | -    | -<br>Reserved      | 0x0   |
| 9:8   | R/W  | PUPD               | 0x2   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
|     |      | 00 = Input, no resistors selected<br>01 = Input, pull-up selected<br>10 = Input, pull-down selected<br>11 = Output, no resistors selected<br>In ADC mode, these bits are don't care. |       |
| 7:5 | -    | -<br>Reserved  | 0x0   |
| 4:0 | R/W  | PID<br>See P00_MODE_REG[PID]   | 0x0   |

Table 202: P04\_MODE\_REG (0x5000300E)

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
| 15:10 | -    | -<br>Reserved   | 0x0   |
| 9:8   | R/W  | PUPD<br>00 = Input, no resistors selected<br>01 = Input, pull-up selected<br>10 = Input, pull-down selected<br>11 = Output, no resistors selected | 0x2   |
| 7:5   | -    | -<br>Reserved   | 0x0   |
| 4:0   | R/W  | PID<br>See P00_MODE_REG[PID]  | 0x0   |

Table 203: P05\_MODE\_REG (0x50003010)

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
| 15:10 | -    | -<br>Reserved   | 0x0   |
| 9:8   | R/W  | PUPD<br>00 = Input, no resistors selected<br>01 = Input, pull-up selected<br>10 = Input, pull-down selected<br>11 = Output, no resistors selected | 0x2   |
| 7:5   | -    | -<br>Reserved   | 0x0   |
| 4:0   | R/W  | PID<br>See P00_MODE_REG[PID]  | 0x0   |

Table 204: P06\_MODE\_REG (0x50003012)

| Bit   | Mode | Symbol/Description | Reset |
|-------|------|--------------------|-------|
| 15:10 | -    | -<br>Reserved      | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 9:8 | R/W  | PUPD<br>00 = Input, no resistors selected<br>01 = Input, pull-up selected<br>10 = Input, pull-down selected<br>11 = Output, no resistors selected | 0x2   |
| 7:5 | -    | -<br>Reserved   | 0x0   |
| 4:0 | R/W  | PID<br>See P00_MODE_REG[PID]  | 0x0   |

Table 205: P07\_MODE\_REG (0x50003014)

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
| 15:10 | -    | -<br>Reserved   | 0x0   |
| 9:8   | R/W  | PUPD<br>00 = Input, no resistors selected<br>01 = Input, pull-up selected<br>10 = Input, pull-down selected<br>11 = Output, no resistors selected | 0x2   |
| 7:5   | -    | -<br>Reserved   | 0x0   |
| 4:0   | R/W  | PID<br>See P00_MODE_REG[PID]  | 0x0   |

Table 206: P08\_MODE\_REG (0x50003016)

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
| 15:10 | -    | -<br>Reserved   | 0x0   |
| 9:8   | R/W  | PUPD<br>00 = Input, no resistors selected<br>01 = Input, pull-up selected<br>10 = Input, pull-down selected<br>11 = Output, no resistors selected | 0x2   |
| 7:5   | -    | -<br>Reserved   | 0x0   |
| 4:0   | R/W  | PID<br>See P00_MODE_REG[PID]  | 0x0   |

Table 207: P09\_MODE\_REG (0x50003018)

| Bit   | Mode | Symbol/Description | Reset |
|-------|------|--------------------|-------|
| 15:10 | -    | -<br>Reserved      | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 9:8 | R/W  | PUPD<br>00 = Input, no resistors selected<br>01 = Input, pull-up selected<br>10 = Input, pull-down selected<br>11 = Output, no resistors selected | 0x2   |
| 7:5 | -    | -<br>Reserved   | 0x0   |
| 4:0 | R/W  | PID<br>See P00_MODE_REG[PID]  | 0x0   |

Table 208: P010\_MODE\_REG (0x5000301A)

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
| 15:10 | -    | -<br>Reserved   | 0x0   |
| 9:8   | R/W  | PUPD<br>00 = Input, no resistors selected<br>01 = Input, pull-up selected<br>10 = Input, pull-down selected<br>11 = Output, no resistors selected | 0x2   |
| 7:5   | -    | -<br>Reserved   | 0x0   |
| 4:0   | R/W  | PID<br>See P00_MODE_REG[PID]  | 0x0   |

Table 209: P011\_MODE\_REG (0x5000301C)

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
| 15:10 | -    | -<br>Reserved   | 0x0   |
| 9:8   | R/W  | PUPD<br>00 = Input, no resistors selected<br>01 = Input, pull-up selected<br>10 = Input, pull-down selected<br>11 = Output, no resistors selected | 0x2   |
| 7:5   | -    | -<br>Reserved   | 0x0   |
| 4:0   | R/W  | PID<br>See P00_MODE_REG[PID]  | 0x0   |

Table 210: PAD\_WEAK\_CTRL\_REG (0x5000301E)

| Bit   | Mode | Symbol/Description | Reset |
|-------|------|--------------------|-------|
| 15:12 | -    | -<br>Reserved      | 0x0   |

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 11:0 | R/W  | PAD_LOW_DRV<br>0 = Normal operation<br>1 = Reduces the driving strength of P0_x pad.<br>Bit x controls the driving strength of P0_x, x=0, 1,..., 11. | 0x0   |

Table 211: TEST\_CTRL5\_REG (0x50003042)

| Bit | Mode | Symbol/Description | Reset |
|-----|------|--------------------|-------|
| 3:2 | R/W  | -<br>Reserved      | 0x0   |
| 1   | R/W  | -<br>Reserved      | 0x0   |
| 0   | R/W  | -<br>Reserved      | 0x0   |

## 31.8 General-Purpose Registers

Table 212: Register map GPREG

| Address    | Register                         | Description  |
|------------|----------------------------------|--|
| 0x50003300 | <a href="#">SET_FREEZE_REG</a>   | Controls freezing of various timers/counters.        |
| 0x50003302 | <a href="#">RESET_FREEZE_REG</a> | Controls unfreezing of various timers/counters.      |
| 0x50003304 | <a href="#">DEBUG_REG</a>        | Various debug information register.                  |
| 0x50003306 | <a href="#">GP_STATUS_REG</a>    | General purpose system status register.              |
| 0x50003308 | <a href="#">GP_CONTROL_REG</a>   | General purpose system control register.             |
| 0x5000330a | <a href="#">BLE_TIMER_REG</a>    | BLE FINECNT sampled value while in deep sleep state. |

Table 213: [SET\\_FREEZE\\_REG](#) (0x50003300)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:5 | -    | -<br>Reserved   | 0x0   |
| 4    | R/W  | FRZ_DMA<br>If 1, the DMA is frozen, 0 is discarded.   | 0x0   |
| 3    | R/W  | FRZ_WDOG<br>If 1, the watchdog timer is frozen, 0 is discarded.<br>WATCHDOG_CTRL_REG[NMI_RST] must be 0 to allow the freeze function. | 0x0   |
| 2    | R/W  | FRZ_BLETIM<br>If 1, the Bluetooth LE master clock is frozen, 0 is discarded.  | 0x0   |
| 1    | R/W  | FRZ_SWTIM<br>If 1, the Software Timer (TIMER0) is frozen, 0 is discarded.   | 0x0   |
| 0    | R/W  | FRZ_WKUPTIM<br>If 1, the Wake-Up Timer is frozen, 0 is discarded.   | 0x0   |

Table 214: [RESET\\_FREEZE\\_REG](#) (0x50003302)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:5 | -    | -<br>Reserved  | 0x0   |
| 4    | R/W  | FRZ_DMA<br>If 1, the DMA continues, 0 is discarded.                              | 0x0   |
| 3    | R/W  | FRZ_WDOG<br>If 1, the watchdog timer continues, 0 is discarded.                  | 0x0   |
| 2    | R/W  | FRZ_BLETIM<br>If 1, the the Bluetooth LE master clock continues, 0 is discarded. | 0x0   |
| 1    | R/W  | FRZ_SWTIM<br>If 1, the Software Timer (TIMER0) continues, 0 is discarded.        | 0x0   |
| 0    | R/W  | FRZ_WKUPTIM<br>If 1, the Wake-Up Timer continues, 0 is discarded.                | 0x0   |

Table 215: **DEBUG\_REG** (0x50003304)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:1 | R/W  | -<br>Reserved  | 0x0   |
| 0    | R/W  | DEBUGS_FREEZE_EN<br>Default 1, freezing of the on-chip timers is enabled when the Cortex is halted in DEBUG state.<br>If 0, freezing of the on-chip timers is depending on FREEZE_REG when the Cortex is halted in DEBUG state <u>except</u> the watchdog timer. The watchdog timer is always frozen when the Cortex is halted in DEBUG state. | 0x1   |

Table 216: **GP\_STATUS\_REG** (0x50003306)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:2 | -    | -<br>Reserved   | 0x0   |
| 1    | R/W  | -<br>Reserved   | 0x0   |
| 0    | R/W  | CAL_PHASE<br>If 1, it designates that the chip is in Calibration Phase, that means the OTP has been initially programmed but no Calibration has occurred. | 0x0   |

Table 217: **GP\_CONTROL\_REG** (0x50003308)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:7 | -    | -<br>Reserved  | 0x0   |
| 6:5  | R/W  | BLE_TIMER_DATA_CTRL<br>See BLE_TIMER_REG.  | 0x0   |
| 4    | R/W  | CPU_DMA_BUS_PRIO<br>Controls the CPU DMA system bus priority:<br>If 0, the CPU has highest priority.<br>If 1, the DMA has highest priority.  | 0x0   |
| 3    | -    | -<br>Reserved  | 0x0   |
| 2    | R    | BLE_WAKEUP_LP_IRQ<br>The current value of the BLE_WAKEUP_LP_IRQ interrupt request.   | 0x0   |
| 1    | -    | -<br>Reserved  | 0x0   |
| 0    | R/W  | BLE_WAKEUP_REQ<br>If 1, the Bluetooth LE wakes up. Must be kept high at least for 1 low power clock period.<br>If the Bluetooth LE is in DEEP SLEEP state, then by setting this bit it causes the wake-up LP IRQ to be asserted with a delay of 3 to 4 low power cycles. | 0x0   |

Table 218: BLE\_TIMER\_REG (0x5000330A)

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
| 15:10 | -    | -<br>Reserved   | 0x0   |
| 9:0   | R/W  | <p><b>BLE_TIMER_DATA</b></p> <p>Operation depends on GP_CONTROL_REG-&gt;BLE_TIMER_DATA_CTRL.<br/>If BLE_TIMER_DATA_CTRL = 0, then:<br/>This register is located at the Always On Power Domain and it holds the automatically sampled value of the BLE FINECNT timer.<br/>The hardware automatically samples the value into this register during the sequence of "BLE Sleep On" and restores automatically the value during the Bluetooth LE Wake-up sequence.<br/>The software may read and modify the value while the Bluetooth LE is in SLEEP state. While the Bluetooth LE is awake, the value of the register has no meaning, while changing the value by writing another one has no effect in the operation of the Bluetooth LE core.<br/>There is a constraint when the software performs a write-read sequence where it has to inject a one cycle delay in between (for example, write-NOP-read) to read back the correct value.</p> <p>If BLE_TIMER_DATA_CTRL is non 0, then write operations have the same effect as when BLE_TIMER_DATA_CTRL = 0, while for read operations:<br/>BLE_TIMER_DATA_CTRL = 1: then reading BLE_TIMER_REG returns "deepsldur[9:0]".<br/>BLE_TIMER_DATA_CTRL = 2: then reading BLE_TIMER_REG returns "deepsitime_samp[9:0]".<br/>BLE_TIMER_DATA_CTRL = 3: then reading BLE_TIMER_REG returns "{deep_sleep_stat_monitor, deepsitime_samp[18:10]}".</p> | 0x0   |

## 31.9 I2C Interface Registers

Table 219: Register map I2C

| Address    | Register              | Description                                      |
|------------|-----------------------|--|
| 0x50001300 | I2C_CON_REG           | I2C Control Register                             |
| 0x50001304 | I2C_TAR_REG           | I2C Target Address Register                      |
| 0x50001308 | I2C_SAR_REG           | I2C Slave Address Register                       |
| 0x50001310 | I2C_DATA_CMD_REG      | I2C RX/TX Data Buffer and Command Register       |
| 0x50001314 | I2C_SS_SCL_HCNT_REG   | Standard Speed I2C Clock SCL High Count Register |
| 0x50001318 | I2C_SS_SCL_LCNT_REG   | Standard Speed I2C Clock SCL Low Count Register  |
| 0x5000131c | I2C_FS_SCL_HCNT_REG   | Fast Speed I2C Clock SCL High Count Register     |
| 0x50001320 | I2C_FS_SCL_LCNT_REG   | Fast Speed I2C Clock SCL Low Count Register      |
| 0x5000132c | I2C_INTR_STAT_REG     | I2C Interrupt Status Register                    |
| 0x50001330 | I2C_INTR_MASK_REG     | I2C Interrupt Mask Register                      |
| 0x50001334 | I2C_RAW_INTR_STAT_REG | I2C Raw Interrupt Status Register                |
| 0x50001338 | I2C_RX_TL_REG         | I2C Receive FIFO Threshold Register              |
| 0x5000133c | I2C_TX_TL_REG         | I2C Transmit FIFO Threshold Register             |
| 0x50001340 | I2C_CLR_INTR_REG      | Clear Combined and Individual Interrupt Register |
| 0x50001344 | I2C_CLR_RX_UNDER_REG  | Clear RX_UNDER Interrupt Register                |
| 0x50001348 | I2C_CLR_RX_OVER_REG   | Clear RX_OVER Interrupt Register                 |
| 0x5000134c | I2C_CLR_TX_OVER_REG   | Clear TX_OVER Interrupt Register                 |
| 0x50001350 | I2C_CLR_RD_REQ_REG    | Clear RD_REQ Interrupt Register                  |
| 0x50001354 | I2C_CLR_TX_ABRT_REG   | Clear TX_ABRT Interrupt Register                 |
| 0x50001358 | I2C_CLR_RX_DONE_REG   | Clear RX_DONE Interrupt Register                 |
| 0x5000135c | I2C_CLR_ACTIVITY_REG  | Clear ACTIVITY Interrupt Register                |
| 0x50001360 | I2C_CLR_STOP_DET_REG  | Clear STOP_DET Interrupt Register                |
| 0x50001364 | I2C_CLR_START_DET_REG | Clear START_DET Interrupt Register               |
| 0x50001368 | I2C_CLR_GEN_CALL_REG  | Clear GEN_CALL Interrupt Register                |
| 0x5000136c | I2C_ENABLE_REG        | I2C Enable Register                              |
| 0x50001370 | I2C_STATUS_REG        | I2C Status Register                              |
| 0x50001374 | I2C_TXFLR_REG         | I2C Transmit FIFO Level Register                 |
| 0x50001378 | I2C_RXFLR_REG         | I2C Receive FIFO Level Register                  |
| 0x5000137c | I2C_SDA_HOLD_REG      | I2C SDA Hold Time Length Register                |

| Address    | Register                 | Description                                |
|------------|--------------------------|--|
| 0x50001380 | I2C_TX_ABRT_SOURCE_REG   | I2C Transmit Abort Source Register         |
| 0x50001388 | I2C_DMA_CR_REG           | DMA Control Register                       |
| 0x5000138c | I2C_DMA_TDLR_REG         | DMA Transmit Data Level Register           |
| 0x50001390 | I2C_DMA_RDLR_REG         | I2C Receive Data Level Register            |
| 0x50001394 | I2C_SDA_SETUP_REG        | I2C SDA Setup Register                     |
| 0x50001398 | I2C_ACK_GENERAL_CALL_REG | I2C ACK General Call Register              |
| 0x5000139c | I2C_ENABLE_STATUS_REG    | I2C Enable Status Register                 |
| 0x500013a0 | I2C_IC_FS_SPKLEN_REG     | I2C SS and FS spike suppression limit Size |

Table 220: I2C\_CON\_REG (0x50001300)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:7 | -    | -<br>Reserved   | 0x0   |
| 6    | R/W  | I2C_SLAVE_DISABLE<br>Slave enabled or disabled after reset is applied, which means software does not have to configure the slave.<br>0 = Slave is enabled<br>1 = Slave is disabled<br>Software should ensure that if this bit is written with "0", then bit 0 should also be written with "0".  | 0x1   |
| 5    | R/W  | I2C_RESTART_EN<br>Determines whether RESTART conditions may be sent when acting as a master<br>0 = Disable<br>1 = Enable  | 0x1   |
| 4    | R/W  | I2C_10BITADDR_MASTER<br>Controls whether the controller starts its transfers in 7- or 10-bit addressing mode when acting as a master.<br>0 = 7-bit addressing<br>1 = 10-bit addressing  | 0x1   |
| 3    | R/W  | I2C_10BITADDR_SLAVE<br>When acting as a slave, this bit controls whether the controller responds to 7- or 10-bit addresses.<br>0 = 7-bit addressing<br>1 = 10-bit addressing  | 0x1   |
| 2:1  | R/W  | I2C_SPEED<br>These bits control at which speed the controller operates.<br>1 = Standard mode (100 kbit/s)<br>2 = Fast mode (400 kbit/s)<br>Note: The actual speed depends on the pcb traces capacitance as well as on the values of the external pull-up resistors. For an exact speed match, trimming might be required, by adjusting the values of I2C_SS_SCL_HCNT_REG, I2C_SS_SCL_LCNT_REG, I2C_FS_SCL_HCNT_REG, I2C_FS_SCL_LCNT_REG | 0x2   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
|     |      | registers. The reset values of those registers were calculated with the assumption of 4.3 kΩ external pull-up resistors.   |       |
| 0   | R/W  | <b>I2C_MASTER_MODE</b><br>This bit controls whether the controller master is enabled.<br>0 = Master disabled<br>1 = Master enabled<br>Software should ensure that if this bit is written with "1", then bit 6 should also be written with "1". | 0x1   |

Table 221: I2C\_TAR\_REG (0x50001304)

| Bit   | Mode | Symbol/Description   | Reset |
|-------|------|--|-------|
| 15:12 | -    | -<br>Reserved  | 0x0   |
| 11    | R/W  | <b>SPECIAL</b><br>This bit indicates whether software performs a General Call or START BYTE command.<br>0: Ignore bit 10 GC_OR_START and use IC_TAR normally<br>1: Perform special I2C command as specified in GC_OR_START bit   | 0x0   |
| 10    | R/W  | <b>GC_OR_START</b><br>If bit 11 (SPECIAL) is set to 1, then this bit indicates whether a General Call or START byte command is to be performed by the controller.<br>0: General Call Address - after issuing a General Call, only writes may be performed. Attempting to issue a read command results in setting bit 6 (TX_ABRT) of the IC_RAW_INTR_STAT register. The controller remains in General Call mode until the SPECIAL bit value (bit 11) is cleared.<br>1: START BYTE                             | 0x0   |
| 9:0   | R/W  | <b>IC_TAR</b><br>This is the target address for any master transaction. When transmitting a General Call, these bits are ignored. To generate a START BYTE, the CPU needs to write only once into these bits.<br>Note: If the IC_TAR and IC_SAR are the same, loopback exists but the FIFOs are shared between master and slave, so full loopback is not feasible. Only one direction loopback mode is supported (simplex), not duplex. A master cannot transmit to itself; it can transmit to only a slave. | 0x55  |

Table 222: I2C\_SAR\_REG (0x50001308)

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
| 15:10 | -    | -<br>Reserved   | 0x0   |
| 9:0   | R/W  | <b>IC_SAR</b><br>The IC_SAR holds the slave address when the I2C is operating as a slave. For 7-bit addressing, only IC_SAR[6:0] is used. This register can be written only when the I2C interface is disabled, which corresponds to the IC_ENABLE register being set to 0. Writes at other times have no effect. | 0x55  |

Table 223: I2C\_DATA\_CMD\_REG (0x50001310)

| Bit   | Mode | Symbol/Description   | Reset |
|-------|------|--|-------|
| 15:11 | -    | -<br>Reserved  | 0x0   |
| 10    | R/W  | I2C_RESTART<br>This bit controls whether a RESTART is issued before the byte is sent or received. If IC_RESTART_EN is 1, a RESTART is issued before the data is sent/received (according to the value of CMD), regardless of whether or not the transfer direction is changing from the previous command; if IC_RESTART_EN is 0, a STOP followed by a START is issued instead. If IC_RESTART_EN is 1, a RESTART is issued only if the transfer direction is changing from the previous command; if IC_RESTART_EN is 0, a STOP followed by a START is issued instead. Reset value: 0x0  | 0x0   |
| 9     | R/W  | I2C_STOP<br>This bit controls whether a STOP is issued after the byte is sent or received. STOP is issued after this byte, regardless of whether or not the TX FIFO is empty. If the TX FIFO is not empty, the master immediately tries to start a new transfer by issuing a START and arbitrating for the bus. STOP is not issued after this byte, regardless of whether or not the TX FIFO is empty. If the TX FIFO is not empty, the master continues the current transfer by sending/receiving data bytes according to the value of the CMD bit. If the TX FIFO is empty, the master holds the SCL line low and stalls the bus until a new command is available in the TX FIFO. Reset value: 0x0   | 0x0   |
| 8     | R/W  | I2C_CMD<br>This bit controls whether a read or a write is performed. This bit does not control the direction when the I2C Ctrl acts as a slave. It controls only the direction when it acts as a master.<br>1 = Read<br>0 = Write<br>When a command is entered in the TX FIFO, this bit distinguishes the write and read commands. In slave-receiver mode, this bit is a "don't care" because writes to this register are not required. In slave-transmitter mode, a "0" indicates that CPU data is to be transmitted and as DAT or IC_DATA_CMD[7:0]. When programming this bit, you should remember the following: attempting to perform a read operation after a General Call command has been sent results in a TX_ABRT interrupt (bit 6 of the I2C_RAW_INTR_STAT_REG), unless bit 11 (SPECIAL) in the I2C_TAR register has been cleared.<br>If a "1" is written to this bit after receiving a RD_REQ interrupt, then a TX_ABRT interrupt occurs.<br>NOTE: It is possible that while attempting a master I2C read transfer on the controller, a RD_REQ interrupt may have occurred simultaneously due to a remote I2C master addressing the controller. In this type of scenario, it ignores the I2C_DATA_CMD write, generates a TX_ABRT interrupt, and waits to service the RD_REQ interrupt | 0x0   |
| 7:0   | R/W  | DAT<br>This register contains the data to be transmitted or received on the I2C bus. If you are writing to this register and want to perform a read, bits 7:0 (DAT) are ignored by the controller. However, when you read this register, these bits return the value of data received on the controller's interface.   | 0x0   |

Table 224: I2C\_SS\_SCL\_HCNT\_REG (0x50001314)

| Bit  | Mode | Symbol/Description | Reset |
|------|------|--------------------|-------|
| 15:0 | R/W  | IC_SS_SCL_HCNT     | 0x48  |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | <p>This register must be set before any I2C bus transaction can take place to ensure proper I/O timing. This register sets the SCL clock high-period count for standard speed. This register can be written only when the I2C interface is disabled which corresponds to the IC_ENABLE register being set to 0. Writes at other times have no effect.</p> <p>The minimum valid value is 6; hardware prevents values less than this being written, and if attempted results in 6 being set.</p> <p>NOTE: This register must not be programmed to a value higher than 65525, because the controller uses a 16-bit counter to flag an I2C bus idle condition when this counter reaches a value of IC_SS_SCL_HCNT + 10.</p> |       |

Table 225: I2C\_SS\_SCL\_LCNT\_REG (0x50001318)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:0 | R/W  | <p>IC_SS_SCL_LCNT</p> <p>This register must be set before any I2C bus transaction can take place to ensure proper I/O timing. This register sets the SCL clock low period count for standard speed.</p> <p>This register can be written only when the I2C interface is disabled which corresponds to the I2C_ENABLE register being set to 0. Writes at other times have no effect.</p> <p>The minimum valid value is 8; hardware prevents values less than this being written, and if attempted, results in 8 being set.</p> | 0x4F  |

Table 226: I2C\_FS\_SCL\_HCNT\_REG (0x5000131C)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:0 | R/W  | <p>IC_FS_SCL_HCNT</p> <p>This register must be set before any I2C bus transaction can take place to ensure proper I/O timing. This register sets the SCL clock high-period count for fast speed. It is used in high-speed mode to send the Master Code and START BYTE or General CALL. This register can be written only when the I2C interface is disabled, which corresponds to the I2C_ENABLE register being set to 0. Writes at other times have no effect.</p> <p>The minimum valid value is 6; hardware prevents values less than this being written, and if attempted results in 6 being set.</p> | 0x8   |

Table 227: I2C\_FS\_SCL\_LCNT\_REG (0x50001320)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:0 | R/W  | <p>IC_FS_SCL_LCNT</p> <p>This register must be set before any I2C bus transaction can take place to ensure proper I/O timing. This register sets the SCL clock low-period count for fast speed. It is used in high-speed mode to send the Master Code and START BYTE or General CALL. This register can be written only when the I2C interface is disabled, which corresponds to the I2C_ENABLE register being set to 0. Writes at other times have no effect.</p> <p>The minimum valid value is 8; hardware prevents values less than this being written, and if attempted results in 8 being set. For designs with APB_DATA_WIDTH = 8 the order of programming is important to ensure the correct operation of the controller. The lower byte must be programmed first. Then the upper byte is programmed.</p> | 0x17  |

Table 228: I2C\_INTR\_STAT\_REG (0x5000132C)

| Bit   | Mode | Symbol/Description   | Reset |
|-------|------|--|-------|
| 15:12 | -    | -<br>Reserved  | 0x0   |
| 11    | R    | R_GEN_CALL<br>Set only when a General Call address is received and it is acknowledged. It stays set until it is cleared either by disabling controller or when the CPU reads bit 0 of the I2C_CLR_GEN_CALL register. The controller stores the received data in the RX buffer.   | 0x0   |
| 10    | R    | R_START_DET<br>Indicates whether a START or RESTART condition has occurred on the I2C interface regardless of whether controller is operating in Slave or Master mode.   | 0x0   |
| 9     | R    | R_STOP_DET<br>Indicates whether a STOP condition has occurred on the I2C interface regardless of whether controller is operating in Slave or Master mode.  | 0x0   |
| 8     | R    | R_ACTIVITY<br>This bit captures I2C Ctrl activity and stays set until it is cleared. There are four ways to clear it:<br>=> Disabling the I2C Ctrl<br>=> Reading the IC_CLR_ACTIVITY register<br>=> Reading the IC_CLR_INTR register<br>=> System reset<br>When this bit is set, it stays set unless one of the four methods is used to clear it. Even if the controller module is idle, this bit remains set until cleared, indicating that there was activity on the bus.  | 0x0   |
| 7     | R    | R_RX_DONE<br>When the controller is acting as a slave-transmitter, this bit is set to 1 if the master does not acknowledge a transmitted byte. This occurs on the last byte of the transmission, indicating that the transmission is done.   | 0x0   |
| 6     | R    | R_TX_ABORT<br>This bit indicates if the controller, as an I2C transmitter, is unable to complete the intended actions on the contents of the transmit FIFO. This situation can occur both as an I2C master or an I2C slave, and is referred to as a "transmit abort".<br>When this bit is set to 1, the I2C_TX_ABORT_SOURCE register indicates the reason why the transmit abort takes place.<br>NOTE: The controller flushes/resets/empties the TX FIFO whenever this bit is set. The TX FIFO remains in this flushed state until the register I2C_CLR_TX_ABORT is read. When this read is performed, the TX FIFO is then ready to accept more data bytes from the APB interface. | 0x0   |
| 5     | R    | R_RD_REQ<br>This bit is set to 1 when the controller is acting as a slave and another I2C master is attempting to read data from the controller. The controller holds the I2C bus in a wait state (SCL = 0) until this interrupt is serviced, which means that the slave has been addressed by a remote master that is asking for data to be transferred. The processor must respond to this interrupt and then write the requested data to the I2C_DATA_CMD register. This bit is set to 0 just after the processor reads the I2C_CLR_RD_REQ register.  | 0x0   |
| 4     | R    | R_TX_EMPTY<br>This bit is set to 1 when the transmit buffer is at or below the threshold value set in the I2C_TX_TL register. It is automatically cleared by hardware when the buffer level goes above the threshold. When the IC_ENABLE bit 0 is 0, the TX FIFO is  | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | flushed and held in reset. There the TX FIFO looks like it has no data within it, so this bit is set to 1, provided there is activity in the master or slave state machines. When there is no longer activity, then with ic_en = 0, this bit is set to 0.   |       |
| 3   | R    | <b>R_TX_OVER</b><br>Set during transmit if the transmit buffer is filled to 32 and the processor attempts to issue another I2C command by writing to the IC_DATA_CMD register. When the module is disabled, this bit keeps its level until the master or slave state machines go into idle, and when ic_en goes to 0, this interrupt is cleared.  | 0x0   |
| 2   | R    | <b>R_RX_FULL</b><br>Set when the receive buffer reaches or goes above the RX_TL threshold in the I2C_RX_TL register. It is automatically cleared by hardware when buffer level goes below the threshold. If the module is disabled (I2C_ENABLE[0] = 0), the RX FIFO is flushed and held in reset; therefore, the RX FIFO is not full. So this bit is cleared when the I2C_ENABLE bit 0 is programmed with a 0, regardless of the activity that continues. | 0x0   |
| 1   | R    | <b>R_RX_OVER</b><br>Set if the receive buffer is completely filled to 32 and an additional byte is received from an external I2C device. The controller acknowledges this, but any data bytes received after the FIFO is full are lost. If the module is disabled (I2C_ENABLE[0] = 0), this bit keeps its level until the master or slave state machines go into idle, and when ic_en goes to 0, this interrupt is cleared.                               | 0x0   |
| 0   | R    | <b>R_RX_UNDER</b><br>Set if the processor attempts to read the receive buffer when it is empty by reading from the IC_DATA_CMD register. If the module is disabled (I2C_ENABLE[0] = 0), this bit keeps its level until the master or slave state machines go into idle, and when ic_en goes to 0, this interrupt is cleared.  | 0x0   |

Table 229: I2C\_INTR\_MASK\_REG (0x50001330)

| Bit   | Mode | Symbol/Description   | Reset |
|-------|------|--|-------|
| 15:12 | -    | -<br>Reserved  | 0x0   |
| 11    | R/W  | <b>M_GEN_CALL</b><br>These bits mask their corresponding interrupt status bits in the I2C_INTR_STAT register.  | 0x1   |
| 10    | R/W  | <b>M_START_DET</b><br>These bits mask their corresponding interrupt status bits in the I2C_INTR_STAT register. | 0x0   |
| 9     | R/W  | <b>M_STOP_DET</b><br>These bits mask their corresponding interrupt status bits in the I2C_INTR_STAT register.  | 0x0   |
| 8     | R/W  | <b>M_ACTIVITY</b><br>These bits mask their corresponding interrupt status bits in the I2C_INTR_STAT register.  | 0x0   |
| 7     | R/W  | <b>M_RX_DONE</b><br>These bits mask their corresponding interrupt status bits in the I2C_INTR_STAT register.   | 0x1   |
| 6     | R/W  | <b>M_TX_ABRT</b>   | 0x1   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
|     |      | These bits mask their corresponding interrupt status bits in the I2C_INTR_STAT register.               |       |
| 5   | R/W  | M_RD_REQ<br>These bits mask their corresponding interrupt status bits in the I2C_INTR_STAT register.   | 0x1   |
| 4   | R/W  | M_TX_EMPTY<br>These bits mask their corresponding interrupt status bits in the I2C_INTR_STAT register. | 0x1   |
| 3   | R/W  | M_TX_OVER<br>These bits mask their corresponding interrupt status bits in the I2C_INTR_STAT register.  | 0x1   |
| 2   | R/W  | M_RX_FULL<br>These bits mask their corresponding interrupt status bits in the I2C_INTR_STAT register.  | 0x1   |
| 1   | R/W  | M_RX_OVER<br>These bits mask their corresponding interrupt status bits in the I2C_INTR_STAT register.  | 0x1   |
| 0   | R/W  | M_RX_UNDER<br>These bits mask their corresponding interrupt status bits in the I2C_INTR_STAT register. | 0x1   |

Table 230: I2C\_RAW\_INTR\_STAT\_REG (0x50001334)

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
| 15:12 | -    | -<br>Reserved   | 0x0   |
| 11    | R    | GEN_CALL<br>Set only when a General Call address is received and it is acknowledged. It stays set until it is cleared either by disabling controller or when the CPU reads bit 0 of the I2C_CLR_GEN_CALL register. I2C Ctrl stores the received data in the RX buffer.  | 0x0   |
| 10    | R    | START_DET<br>Indicates whether a START or RESTART condition has occurred on the I2C interface regardless of whether controller is operating in Slave or Master mode.  | 0x0   |
| 9     | R    | STOP_DET<br>Indicates whether a STOP condition has occurred on the I2C interface regardless of whether controller is operating in slave or master mode.   | 0x0   |
| 8     | R    | ACTIVITY<br>This bit captures I2C Ctrl activity and stays set until it is cleared. There are four ways to clear it:<br>=> Disabling the I2C Ctrl<br>=> Reading the IC_CLR_ACTIVITY register<br>=> Reading the IC_CLR_INTR register<br>=> System reset<br>When this bit is set, it stays set unless one of the four methods is used to clear it. Even if the controller module is idle, this bit remains set until cleared, indicating that there was activity on the bus. | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 7   | R    | <p><b>RX_DONE</b></p> <p>When the controller is acting as a slave-transmitter, this bit is set to 1 if the master does not acknowledge a transmitted byte. This occurs on the last byte of the transmission, indicating that the transmission is done.</p>  | 0x0   |
| 6   | R    | <p><b>TX_ABORT</b></p> <p>This bit indicates if the controller, as an I2C transmitter, is unable to complete the intended actions on the contents of the transmit FIFO. This situation can occur both as an I2C master or an I2C slave, and is referred to as a "transmit abort". When this bit is set to 1, the I2C_TX_ABORT_SOURCE register indicates the reason why the transmit abort takes place.</p> <p>NOTE: The controller flushes/resets/empties the TX FIFO whenever this bit is set. The TX FIFO remains in this flushed state until the register I2C_CLR_TX_ABORT is read. When this read is performed, the TX FIFO is then ready to accept more data bytes from the APB interface.</p> | 0x0   |
| 5   | R    | <p><b>RD_REQ</b></p> <p>This bit is set to 1 when I2C Ctrl is acting as a slave and another I2C master is attempting to read data from the controller. The controller holds the I2C bus in a wait state (SCL = 0) until this interrupt is serviced, which means that the slave has been addressed by a remote master that is asking for data to be transferred. The processor must respond to this interrupt and then write the requested data to the I2C_DATA_CMD register. This bit is set to 0 just after the processor reads the I2C_CLR_RD_REQ register</p>  | 0x0   |
| 4   | R    | <p><b>TX_EMPTY</b></p> <p>This bit is set to 1 when the transmit buffer is at or below the threshold value set in the I2C_TX_TL register. It is automatically cleared by hardware when the buffer level goes above the threshold. When the IC_ENABLE bit 0 is 0, the TX FIFO is flushed and held in reset. There the TX FIFO looks like it has no data within it, so this bit is set to 1, provided there is activity in the master or slave state machines. When there is no longer activity, then with ic_en=0, this bit is set to 0.</p>   | 0x0   |
| 3   | R    | <p><b>TX_OVER</b></p> <p>Set during transmit if the transmit buffer is filled to 32 and the processor attempts to issue another I2C command by writing to the IC_DATA_CMD register. When the module is disabled, this bit keeps its level until the master or slave state machines go into idle, and when ic_en goes to 0, this interrupt is cleared</p>  | 0x0   |
| 2   | R    | <p><b>RX_FULL</b></p> <p>Set when the receive buffer reaches or goes above the RX_TL threshold in the I2C_RX_TL register. It is automatically cleared by hardware when buffer level goes below the threshold. If the module is disabled (I2C_ENABLE[0] = 0), the RX FIFO is flushed and held in reset; therefore the RX FIFO is not full. So this bit is cleared when the I2C_ENABLE bit 0 is programmed with a 0, regardless of the activity that continues.</p>   | 0x0   |
| 1   | R    | <p><b>RX_OVER</b></p> <p>Set if the receive buffer is completely filled to 32 and an additional byte is received from an external I2C device. The controller acknowledges this, but any data bytes received after the FIFO is full are lost. If the module is disabled (I2C_ENABLE[0] = 0), this bit keeps its level until the master or slave state machines go into idle, and when ic_en goes to 0, this interrupt is cleared.</p>  | 0x0   |
| 0   | R    | <p><b>RX_UNDER</b></p> <p>Set if the processor attempts to read the receive buffer when it is empty by reading from the IC_DATA_CMD register. If the module is disabled (I2C_ENABLE[0]=0), this bit keeps its level until the master or slave state machines go into idle, and when ic_en goes to 0, this interrupt is cleared.</p>   | 0x0   |

Table 231: I2C\_RX\_TL\_REG (0x50001338)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:5 | -    | -<br>Reserved   | 0x0   |
| 4:0  | R/W  | RX_TL<br>Receive FIFO Threshold Level Controls the level of entries (or above) that triggers the RX_FULL interrupt (bit 2 in I2C_RAW_INTR_STAT register). The valid range is 0-31, with the additional restriction that hardware does not allow this value to be set to a value larger than the depth of the buffer. If an attempt is made to do that, the actual value set is the maximum depth of the buffer. A value of 0 sets the threshold for 1 entry, and a value of 31 sets the threshold for 32 entries. | 0x0   |

Table 232: I2C\_TX\_TL\_REG (0x5000133C)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:5 | -    | -<br>Reserved   | 0x0   |
| 4:0  | R/W  | RX_TL<br>Transmit FIFO Threshold Level Controls the level of entries (or below) that trigger the TX_EMPTY interrupt (bit 4 in I2C_RAW_INTR_STAT register). The valid range is 0-31, with the additional restriction that it may not be set to the value larger than the depth of the buffer. If an attempt is made to do that, the actual value set is the maximum depth of the buffer. A value of 0 sets the threshold for 0 entries, and a value of 31 sets the threshold for 32 entries. | 0x0   |

Table 233: I2C\_CLR\_INTR\_REG (0x50001340)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:1 | -    | -<br>Reserved  | 0x0   |
| 0    | R    | CLR_INTR<br>Read this register to clear the combined interrupt, all individual interrupts, and the I2C_TX_ABRT_SOURCE register. This bit does not clear hardware clearable interrupts but software clearable interrupts. Refer to Bit 9 of the I2C_TX_ABRT_SOURCE register for an exception to clearing I2C_TX_ABRT_SOURCE | 0x0   |

Table 234: I2C\_CLR\_RX\_UNDER\_REG (0x50001344)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:1 | -    | -<br>Reserved   | 0x0   |
| 0    | R    | CLR_RX_UNDER<br>Read this register to clear the RX_UNDER interrupt (bit 0) of the I2C_RAW_INTR_STAT register. | 0x0   |

Table 235: I2C\_CLR\_RX\_OVER\_REG (0x50001348)

| Bit  | Mode | Symbol/Description | Reset |
|------|------|--------------------|-------|
| 15:1 | -    | -                  | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | Reserved  |       |
| 0   | R    | CLR_RX_OVER<br>Read this register to clear the RX_OVER interrupt (bit 1) of the I2C_RAW_INTR_STAT register. | 0x0   |

Table 236: I2C\_CLR\_TX\_OVER\_REG (0x5000134C)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:1 | -    | -<br>Reserved   | 0x0   |
| 0    | R    | CLR_TX_OVER<br>Read this register to clear the TX_OVER interrupt (bit 3) of the I2C_RAW_INTR_STAT register. | 0x0   |

Table 237: I2C\_CLR\_RD\_REQ\_REG (0x50001350)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:1 | -    | -<br>Reserved   | 0x0   |
| 0    | R    | CLR_RD_REQ<br>Read this register to clear the RD_REQ interrupt (bit 5) of the I2C_RAW_INTR_STAT register. | 0x0   |

Table 238: I2C\_CLR\_TX\_ABRT\_REG (0x50001354)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:1 | -    | -<br>Reserved  | 0x0   |
| 0    | R    | CLR_TX_ABRT<br>Read this register to clear the TX_ABRT interrupt (bit 6) of the IC_RAW_INTR_STAT register, and the I2C_TX_ABRT_SOURCE register. This also releases the TX FIFO from the flushed/reset state, allowing more writes to the TX FIFO. See Bit 9 of the I2C_TX_ABRT_SOURCE register for an exception to clearing IC_TX_ABRT_SOURCE. | 0x0   |

Table 239: I2C\_CLR\_RX\_DONE\_REG (0x50001358)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:1 | -    | -<br>Reserved   | 0x0   |
| 0    | R    | CLR_RX_DONE<br>Read this register to clear the RX_DONE interrupt (bit 7) of the I2C_RAW_INTR_STAT register. | 0x0   |

Table 240: I2C\_CLR\_ACTIVITY\_REG (0x5000135C)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:1 | -    | -<br>Reserved   | 0x0   |
| 0    | R    | CLR_ACTIVITY<br>Reading this register clears the ACTIVITY interrupt if the I2C is not active anymore. If the I2C module is still active on the bus, the ACTIVITY interrupt bit continues to be set. It is automatically cleared by hardware if the module is disabled and if there is no further activity on the bus. The value read from this register to get status of the ACTIVITY interrupt (bit 8) of the IC_RAW_INTR_STAT register. | 0x0   |

Table 241: I2C\_CLR\_STOP\_DET\_REG (0x50001360)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:1 | -    | -<br>Reserved   | 0x0   |
| 0    | R    | CLR_STOP_DET<br>Read this register to clear the STOP_DET interrupt (bit 9) of the IC_RAW_INTR_STAT register. Reset value: 0x0 | 0x0   |

Table 242: I2C\_CLR\_START\_DET\_REG (0x50001364)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:1 | -    | -<br>Reserved   | 0x0   |
| 0    | R    | CLR_START_DET<br>Read this register to clear the START_DET interrupt (bit 10) of the IC_RAW_INTR_STAT register. | 0x0   |

Table 243: I2C\_CLR\_GEN\_CALL\_REG (0x50001368)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:1 | -    | -<br>Reserved  | 0x0   |
| 0    | R    | CLR_GEN_CALL<br>Read this register to clear the GEN_CALL interrupt (bit 11) of the I2C_RAW_INTR_STAT register. | 0x0   |

Table 244: I2C\_ENABLE\_REG (0x5000136C)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:2 | -    | -<br>Reserved   | 0x0   |
| 1    | R/W  | I2C_ABORT<br>0 = ABORT not initiated or ABORT done<br>1 = ABORT operation in progress | 0x0   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
|     |      | The software can abort the I2C transfer in Master mode by setting this bit. The software can set this bit only when ENABLE is already set; otherwise, the controller ignores any write to ABORT bit. The software cannot clear the ABORT bit when set. In response to an ABORT, the controller issues a STOP and flushes the TX FIFO after completing the current transfer, then sets the TX_ABORT interrupt after the abort operation. The ABORT bit is cleared automatically after the abort operation.  |       |
| 0   | R/W  | <p><b>CTRL_ENABLE</b></p> <p>Controls whether the controller is enabled.</p> <p>0: Disables the controller (TX and RX FIFOs are held in an erased state)</p> <p>1: Enables the controller</p> <p>Software can disable the controller while it is active. However, it is important that care be taken to ensure that the controller is disabled properly. When the controller is disabled, the following occurs:</p> <ul style="list-style-type: none"> <li>* The TX FIFO and RX FIFO get flushed.</li> <li>* Status bits in the IC_INTR_STAT register are still active until the controller goes into IDLE state.</li> </ul> <p>If the module is transmitting, it stops as well as deletes the contents of the transmit buffer after the current transfer is complete. If the module is receiving, the controller stops the current transfer at the end of the current byte and does not acknowledge the transfer.</p> <p>There is a two ic_clk delay when enabling or disabling the controller.</p> | 0x0   |

Table 245: I2C\_STATUS\_REG (0x50001370)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:7 | -    | -<br>Reserved   | 0x0   |
| 6    | R    | <p><b>SLV_ACTIVITY</b></p> <p>Slave FSM Activity Status. When the Slave Finite State Machine (FSM) is not in the IDLE state, this bit is set.</p> <p>0: Slave FSM is in IDLE state so the Slave part of the controller is not Active</p> <p>1: Slave FSM is not in IDLE state so the Slave part of the controller is Active</p>       | 0x0   |
| 5    | R    | <p><b>MST_ACTIVITY</b></p> <p>Master FSM Activity Status. When the Master Finite State Machine (FSM) is not in the IDLE state, this bit is set.</p> <p>0: Master FSM is in IDLE state so the Master part of the controller is not Active</p> <p>1: Master FSM is not in IDLE state so the Master part of the controller is Active</p> | 0x0   |
| 4    | R    | <p><b>RFF</b></p> <p>Receive FIFO Completely Full. When the receive FIFO is completely full, this bit is set. When the receive FIFO contains one or more empty location, this bit is cleared.</p> <p>0: Receive FIFO is not full</p> <p>1: Receive FIFO is full</p>   | 0x0   |
| 3    | R    | <p><b>RFNE</b></p> <p>Receive FIFO Not Empty. This bit is set when the receive FIFO contains one or more entries; it is cleared when the receive FIFO is empty.</p> <p>0: Receive FIFO is empty</p> <p>1: Receive FIFO is not empty</p>   | 0x0   |
| 2    | R    | <b>TFE</b>  | 0x1   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | Transmit FIFO Completely Empty. When the transmit FIFO is completely empty, this bit is set. When it contains one or more valid entries, this bit is cleared. This bit field does not request an interrupt.<br>0: Transmit FIFO is not empty<br>1: Transmit FIFO is empty |       |
| 1   | R    | TFNF<br>Transmit FIFO Not Full. Set when the transmit FIFO contains one or more empty locations, and is cleared when the FIFO is full.<br>0: Transmit FIFO is full<br>1: Transmit FIFO is not full  | 0x1   |
| 0   | R    | I2C_ACTIVITY<br>I2C Activity Status.  | 0x0   |

Table 246: I2C\_TXFLR\_REG (0x50001374)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:6 | -    | -<br>Reserved  | 0x0   |
| 5:0  | R    | TXFLR<br>Transmit FIFO Level. Contains the number of valid data entries in the transmit FIFO. Size is constrained by the TXFLR value | 0x0   |

Table 247: I2C\_RXFLR\_REG (0x50001378)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:6 | -    | -<br>Reserved   | 0x0   |
| 5:0  | R    | RXFLR<br>Receive FIFO Level. Contains the number of valid data entries in the receive FIFO. Size is constrained by the RXFLR value. | 0x0   |

Table 248: I2C\_SDA\_HOLD\_REG (0x5000137C)

| Bit  | Mode | Symbol/Description           | Reset |
|------|------|------------------------------|-------|
| 15:0 | R/W  | IC_SDA_HOLD<br>SDA Hold time | 0x1   |

Table 249: I2C\_TX\_ABRT\_SOURCE\_REG (0x50001380)

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 15  | R    | ABRT_SLVRD_INTX<br>1: When the processor side responds to Slave mode request for data to be transmitted to a remote master and user writes 1 in CMD (bit 8) of I2C_DATA_CMD register.   | 0x0   |
| 14  | R    | ABRT_SLV_ARBLOST<br>1: Slave lost the bus while transmitting data to a remote master.<br>I2C_TX_ABRT_SOURCE[12] is set at the same time. Note: Even though the slave never "owns" the bus, something could go wrong on the bus. This is a fail safe | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | check. For instance, during a data transmission at the low-to-high transition of SCL, if what is on the data bus is not what is supposed to be transmitted, then the controller no longer owns the bus.   |       |
| 13  | R    | ABRT_SLVFLUSH_TXFIFO<br>1: Slave has received a read command and some data exists in the TX FIFO so the slave issues a TX_ABRT interrupt to flush old data in TX FIFO.  | 0x0   |
| 12  | R    | ARB_LOST<br>1: Master has lost arbitration, or if I2C_TX_ABRT_SOURCE[14] is also set, then the slave transmitter has lost arbitration. Note: I2C can be both master and slave at the same time.   | 0x0   |
| 11  | R    | ABRT_MASTER_DIS<br>1: User tries to initiate a Master operation with the Master mode disabled.  | 0x0   |
| 10  | R    | ABRT_10B_RD_NORSTRT<br>1: The restart is disabled (IC_RESTART_EN bit (I2C_CON[5]) = 0) and the master sends a read command in 10-bit addressing mode.   | 0x0   |
| 9   | R    | ABRT_SBYTE_NORSTRT<br>To clear Bit 9, the source of the ABRT_SBYTE_NORSTRT must be fixed first; restart must be enabled (I2C_CON[5]=1), the SPECIAL bit must be cleared (I2C_TAR[11]), or the GC_OR_START bit must be cleared (I2C_TAR[10]). When the source of the ABRT_SBYTE_NORSTRT is fixed, then this bit can be cleared in the same manner as other bits in this register. If the source of the ABRT_SBYTE_NORSTRT is not fixed before attempting to clear this bit, bit 9 clears for one cycle and then gets re-asserted. 1: The restart is disabled (IC_RESTART_EN bit (I2C_CON[5]) = 0) and the user is trying to send a START Byte. | 0x0   |
| 8   | R    | ABRT_HS_NORSTRT<br>1: The restart is disabled (IC_RESTART_EN bit (I2C_CON[5]) = 0) and the user is trying to use the master to transfer data in High Speed mode.  | 0x0   |
| 7   | R    | ABRT_SBYTE_ACKDET<br>1: Master has sent a START Byte and the START Byte was acknowledged (wrong behavior).  | 0x0   |
| 6   | R    | ABRT_HS_ACKDET<br>1: Master is in High Speed mode and the High Speed Master code was acknowledged (wrong behavior).   | 0x0   |
| 5   | R    | ABRT_GCALL_READ<br>1: The controller in master mode sent a General Call but the user programmed the byte following the General Call to be a read from the bus (IC_DATA_CMD[9] is set to 1).   | 0x0   |
| 4   | R    | ABRT_GCALL_NOACK<br>1: The controller in master mode sent a General Call and no slave on the bus acknowledged the General Call.   | 0x0   |
| 3   | R    | ABRT_TXDATA_NOACK<br>1: This is a master-mode only bit. Master has received an acknowledgement for the address, but when it sent data byte(s) following the address, it did not receive an acknowledgement from the remote slave(s).  | 0x0   |
| 2   | R    | ABRT_10ADDR2_NOACK<br>1: Master is in 10-bit address mode and the second address byte of the 10-bit address was not acknowledged by any slave.  | 0x0   |
| 1   | R    | ABRT_10ADDR1_NOACK  | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | 1: Master is in 10-bit address mode and the first 10-bit address byte was not acknowledged by any slave.            |       |
| 0   | R    | ABRT_7B_ADDR_NOACK<br>1: Master is in 7-bit addressing mode and the address sent was not acknowledged by any slave. | 0x0   |

Table 250: I2C\_DMA\_CR\_REG (0x50001388)

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 1   | R/W  | TDMAE<br>Transmit DMA Enable. This bit enables/disables the transmit FIFO DMA channel. 0 = Transmit DMA disabled 1 = Transmit DMA enabled | 0x0   |
| 0   | R/W  | RDMAE<br>Receive DMA Enable. This bit enables/disables the receive FIFO DMA channel. 0 = Receive DMA disabled 1 = Receive DMA enabled     | 0x0   |

Table 251: I2C\_DMA\_TDLR\_REG (0x5000138C)

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 4:0 | R/W  | DMATDL<br>Transmit Data Level. This bit field controls the level at which a DMA request is made by the transmit logic. It is equal to the watermark level; that is, the dma_tx_req signal is generated when the number of valid data entries in the transmit FIFO is equal to or below this field value, and TDMAE = 1. | 0x0   |

Table 252: I2C\_DMA\_RDLR\_REG (0x50001390)

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 4:0 | R/W  | DMARDL<br>Receive Data Level. This bit field controls the level at which a DMA request is made by the receive logic. The watermark level = DMARDL+1; that is, dma_rx_req is generated when the number of valid data entries in the receive FIFO is equal to or more than this field value + 1, and RDMAE =1. For instance, when DMARDL is 0, then dma_rx_req is asserted when 1 or more data entries are present in the receive FIFO. | 0x0   |

Table 253: I2C\_SDA\_SETUP\_REG (0x50001394)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:8 | -    | -<br>Reserved   | 0x0   |
| 7:0  | R/W  | SDA_SETUP<br>SDA Setup.<br>This register controls the amount of time delay (number of I2C clock periods) between the rising edge of SCL and SDA changing by holding SCL low when I2C block services a read request while operating as a slave-transmitter. The relevant I2C requirement is tSU:DAT (note 4) as detailed in the I2C Bus Specification. This register must be programmed with a value equal to or greater than 2. | 0x64  |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | It is recommended that if the required delay is 1000 ns, then for an I2C frequency of 10 MHz, IC_SDA_SETUP should be programmed to a value of 11. Writes to this register succeed only when IC_ENABLE[0] = 0. |       |

Table 254: I2C\_ACK\_GENERAL\_CALL\_REG (0x50001398)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:1 | -    | -<br>Reserved   | 0x0   |
| 0    | R/W  | ACK_GEN_CALL<br>ACK General Call. When set to 1, I2C Ctrl responds with a ACK (by asserting ic_data_oe) when it receives a General Call. When set to 0, the controller does not generate General Call interrupts. | 0x0   |

Table 255: I2C\_ENABLE\_STATUS\_REG (0x5000139C)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:3 | -    | -<br>Reserved   | 0x0   |
| 2    | R    | SLV_RX_DATA_LOST<br>Slave Received Data Lost. This bit indicates if a Slave-Receiver operation has been aborted with at least one data byte received from an I2C transfer due to the setting of IC_ENABLE from 1 to 0. When read as 1, the controller is deemed to have been actively engaged in an aborted I2C transfer (with matching address) and the data phase of the I2C transfer has been entered, even though a data byte has been responded with a NACK.<br>NOTE: If the remote I2C master terminates the transfer with a STOP condition before the controller has a chance to NACK a transfer, and IC_ENABLE has been set to 0, then this bit is also set to 1.<br>When read as 0, the controller is deemed to have been disabled without being actively involved in the data phase of a Slave-Receiver transfer.<br>NOTE: The CPU can safely read this bit when IC_EN (bit 0) is read as 0.  | 0x0   |
| 1    | R    | SLV_DISABLED_WHILE_BUSY<br>Slave Disabled While Busy (Transmit, Receive). This bit indicates if a potential or active Slave operation has been aborted due to the setting of the IC_ENABLE register from 1 to 0. This bit is set when the CPU writes a 0 to the IC_ENABLE register while:<br>(a) I2C Ctrl is receiving the address byte of the Slave-Transmitter operation from a remote master; OR,<br>(b) address and data bytes of the Slave-Receiver operation from a remote master. When read as 1, the controller is deemed to have forced a NACK during any part of an I2C transfer, irrespective of whether the I2C address matches the slave address set in I2C Ctrl (IC_SAR register) OR if the transfer is completed before IC_ENABLE is set to 0 but has not taken effect.<br>NOTE: If the remote I2C master terminates the transfer with a STOP condition before the the controller has a chance to NACK a transfer, and IC_ENABLE has been set to 0, then this bit is also set to 1.<br>When read as 0, the controller is deemed to have been disabled when there is master activity, or when the I2C bus is idle.<br>NOTE: The CPU can safely read this bit when IC_EN (bit 0) is read as 0. | 0x0   |
| 0    | R    | IC_EN   | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | <p>ic_en Status. This bit always reflects the value driven on the output port ic_en. When read as 1, the controller is deemed to be in an enabled state. When read as 0, the controller is deemed completely inactive.</p> <p>NOTE: The CPU can safely read this bit anytime. When this bit is read as 0, the CPU can safely read SLV_RX_DATA_LOST (bit 2) and SLV_DISABLED_WHILE_BUSY (bit 1).</p> |       |

Table 256: I2C\_IC\_FS\_SPKLEN\_REG (0x500013A0)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:8 | -    | -<br>Reserved  | 0x0   |
| 7:0  | R/W  | <p>IC_FS_SPKLEN</p> <p>This register must be set before any I2C bus transaction can take place to ensure stable operation. This register sets the duration, measured in ic_clk cycles, of the longest spike in the SCL or SDA lines that are filtered out by the spike suppression logic. This register can be written only when the I2C interface is disabled which corresponds to the IC_ENABLE register being set to 0. Writes at other times have no effect. The minimum valid value is 1; hardware prevents values less than this being written, and if attempted results in 1 being set.</p> | 0x1   |

## 31.10 Keyboard Scanner Registers

Table 257: Register map KBRD

| Address    | Register                                | Description                                  |
|------------|---|--|
| 0x50001400 | <a href="#">GPIO_IRQ0_IN_SEL_REG</a>    | GPIO interrupt selection for GPIO_IRQ0       |
| 0x50001402 | <a href="#">GPIO_IRQ1_IN_SEL_REG</a>    | GPIO interrupt selection for GPIO_IRQ1       |
| 0x50001404 | <a href="#">GPIO_IRQ2_IN_SEL_REG</a>    | GPIO interrupt selection for GPIO_IRQ2       |
| 0x50001406 | <a href="#">GPIO_IRQ3_IN_SEL_REG</a>    | GPIO interrupt selection for GPIO_IRQ3       |
| 0x50001408 | <a href="#">GPIO_IRQ4_IN_SEL_REG</a>    | GPIO interrupt selection for GPIO_IRQ4       |
| 0x5000140c | <a href="#">GPIO_DEBOUNCE_REG</a>       | Debounce counter value for GPIO inputs       |
| 0x5000140e | <a href="#">GPIO_RESET_IRQ_REG</a>      | GPIO interrupt reset register                |
| 0x50001410 | <a href="#">GPIO_INT_LEVEL_CTRL_REG</a> | High or low level select for GPIO interrupts |
| 0x50001412 | <a href="#">KBRD_IRQ_IN_SEL0_REG</a>    | GPIO interrupt selection for KBRD_IRQ for P0 |
| 0x50001414 | <a href="#">KBRD_CTRL_REG</a>           | GPIO KBRD control register                   |

Table 258: [GPIO\\_IRQ0\\_IN\\_SEL\\_REG](#) (0x50001400)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:6 | -    | -<br>Reserved   | 0x0   |
| 3:0  | R/W  | <a href="#">KBRD_IRQ0_SEL</a><br>Input selection that can generate a GPIO interrupt<br>1: P0[0] is selected<br>2: P0[1] is selected<br>3: P0[2] is selected<br>4: P0[3] is selected<br>5: P0[4] is selected<br>6: P0[5] is selected<br>7: P0[6] is selected<br>8: P0[7] is selected<br>9: P0[8] is selected<br>10: P0[9] is selected<br>11: P0[10] is selected<br>12: P0[11] is selected<br>all others: no input selected | 0x0   |

Table 259: [GPIO\\_IRQ1\\_IN\\_SEL\\_REG](#) (0x50001402)

| Bit  | Mode | Symbol/Description | Reset |
|------|------|--------------------|-------|
| 15:6 | -    | -<br>Reserved      | 0x0   |

| Bit | Mode | Symbol/Description                 | Reset |
|-----|------|------------------------------------|-------|
| 3:0 | R/W  | KBRD_IRQ1_SEL<br>See KBRD_IRQ0_SEL | 0x0   |

Table 260: GPIO\_IRQ2\_IN\_SEL\_REG (0x50001404)

| Bit  | Mode | Symbol/Description                 | Reset |
|------|------|------------------------------------|-------|
| 15:6 | -    | -<br>Reserved                      | 0x0   |
| 3:0  | R/W  | KBRD_IRQ2_SEL<br>See KBRD_IRQ0_SEL | 0x0   |

Table 261: GPIO\_IRQ3\_IN\_SEL\_REG (0x50001406)

| Bit  | Mode | Symbol/Description                 | Reset |
|------|------|------------------------------------|-------|
| 15:6 | -    | -<br>Reserved                      | 0x0   |
| 3:0  | R/W  | KBRD_IRQ3_SEL<br>See KBRD_IRQ0_SEL | 0x0   |

Table 262: GPIO\_IRQ4\_IN\_SEL\_REG (0x50001408)

| Bit  | Mode | Symbol/Description                 | Reset |
|------|------|------------------------------------|-------|
| 15:6 | -    | -<br>Reserved                      | 0x0   |
| 3:0  | R/W  | KBRD_IRQ4_SEL<br>See KBRD_IRQ0_SEL | 0x0   |

Table 263: GPIO\_DEBOUNCE\_REG (0x5000140C)

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 11  | R/W  | DEB_ENABLE_KBRD<br>Enables the debounce counter for the KBRD interface                  | 0x0   |
| 10  | R/W  | DEB_ENABLE4<br>Enables the debounce counter for GPIO IRQ4                               | 0x0   |
| 9   | R/W  | DEB_ENABLE3<br>Enables the debounce counter for GPIO IRQ3                               | 0x0   |
| 8   | R/W  | DEB_ENABLE2<br>Enables the debounce counter for GPIO IRQ2                               | 0x0   |
| 7   | R/W  | DEB_ENABLE1<br>Enables the debounce counter for GPIO IRQ1                               | 0x0   |
| 6   | R/W  | DEB_ENABLE0<br>Enables the debounce counter for GPIO IRQ0                               | 0x0   |
| 5:0 | R/W  | DEB_VALUE<br>Keyboard debounce time if enabled. Generate KEYB_INT after specified time. | 0x0   |

| Bit | Mode | Symbol/Description              | Reset |
|-----|------|---------------------------------|-------|
|     |      | Debounce time: N*1 ms. N =0..63 |       |

Table 264: **GPIO\_RESET\_IRQ\_REG (0x5000140E)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:6 | -    | -<br>Reserved  | 0x0   |
| 5    | R0/W | RESET_KBRD_IRQ<br>Writing 1 to this bit resets the KBRD IRQ.<br>Reading returns 0.   | 0x0   |
| 4    | R0/W | RESET_GPIO4_IRQ<br>Writing 1 to this bit resets the GPIO4 IRQ.<br>Reading returns 0. | 0x0   |
| 3    | R0/W | RESET_GPIO3_IRQ<br>Writing 1 to this bit resets the GPIO3 IRQ.<br>Reading returns 0. | 0x0   |
| 2    | R0/W | RESET_GPIO2_IRQ<br>Writing 1 to this bit resets the GPIO2 IRQ.<br>Reading returns 0. | 0x0   |
| 1    | R0/W | RESET_GPIO1_IRQ<br>Writing 1 to this bit resets the GPIO1 IRQ.<br>Reading returns 0. | 0x0   |
| 0    | R0/W | RESET_GPIO0_IRQ<br>Writing 1 to this bit resets the GPIO0 IRQ.<br>Reading returns 0. | 0x0   |

Table 265: **GPIO\_INT\_LEVEL\_CTRL\_REG (0x50001410)**

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 9   | R/W  | EDGE_LEVELn4<br>See EDGE_LEVELn0, but for GPIO IRQ4   | 0x0   |
| 8   | R/W  | EDGE_LEVELn3<br>See EDGE_LEVELn0, but for GPIO IRQ3   | 0x0   |
| 7   | R/W  | EDGE_LEVELn2<br>See EDGE_LEVELn0, but for GPIO IRQ2   | 0x0   |
| 6   | R/W  | EDGE_LEVELn1<br>See EDGE_LEVELn0, but for GPIO IRQ1   | 0x0   |
| 5   | R/W  | EDGE_LEVELn0<br>0: Do not wait for key release after interrupt was reset for GPIO IRQ0, so a new interrupt can be initiated immediately<br>1: Wait for key release after interrupt was reset for IRQ0 | 0x0   |
| 4   | R/W  | INPUT_LEVEL4<br>See INPUT_LEVEL0, but for GPIO IRQ4   | 0x0   |
| 3   | R/W  | INPUT_LEVEL3  | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | See INPUT_LEVEL0, but for GPIO IRQ3   |       |
| 2   | R/W  | INPUT_LEVEL2<br>See INPUT_LEVEL0, but for GPIO IRQ2   | 0x0   |
| 1   | R/W  | INPUT_LEVEL1<br>See INPUT_LEVEL0, but for GPIO IRQ1   | 0x0   |
| 0   | R/W  | INPUT_LEVEL0<br>0 = Selected input generates GPIO IRQ0 if that input is high<br>1 = Selected input generates GPIO IRQ0 if that input is low | 0x0   |

Table 266: **KBRD\_IRQ\_IN\_SEL0\_REG (0x50001412)**

| Bit | Mode | Symbol/Description                                      | Reset |
|-----|------|---|-------|
| 11  | R/W  | KBRD_P11_EN<br>Enable P0[11] for the keyboard interrupt | 0x0   |
| 10  | R/W  | KBRD_P10_EN<br>Enable P0[10] for the keyboard interrupt | 0x0   |
| 9   | R/W  | KBRD_P09_EN<br>Enable P0[9] for the keyboard interrupt  | 0x0   |
| 8   | R/W  | KBRD_P08_EN<br>Enable P0[8] for the keyboard interrupt  | 0x0   |
| 7   | R/W  | KBRD_P07_EN<br>Enable P0[7] for the keyboard interrupt  | 0x0   |
| 6   | R/W  | KBRD_P06_EN<br>Enable P0[6] for the keyboard interrupt  | 0x0   |
| 5   | R/W  | KBRD_P05_EN<br>Enable P0[5] for the keyboard interrupt  | 0x0   |
| 4   | R/W  | KBRD_P04_EN<br>Enable P0[4] for the keyboard interrupt  | 0x0   |
| 3   | R/W  | KBRD_P03_EN<br>Enable P0[3] for the keyboard interrupt  | 0x0   |
| 2   | R/W  | KBRD_P02_EN<br>Enable P0[2] for the keyboard interrupt  | 0x0   |
| 1   | R/W  | KBRD_P01_EN<br>Enable P0[1] for the keyboard interrupt  | 0x0   |
| 0   | R/W  | KBRD_P00_EN<br>Enable P0[0] for the keyboard interrupt  | 0x0   |

Table 267: **KBRD\_CTRL\_REG (0x50001414)**

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 7   | R/W  | KBRD_REL<br>0 = No interrupt on key release<br>1 = Interrupt also on key release (also debouncing if enabled) | 0x0   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 6   | R/W  | <b>KBRD_LEVEL</b><br>0 = Enabled input generates KBRD IRQ if that input is high<br>1 = Enabled input generates KBRD IRQ if that input is low   | 0x0   |
| 5:0 | R/W  | <b>KEY_REPEAT</b><br>While key is pressed, automatically generate repeating KEYB_INT after specified time unequal to 0.<br>Repeat time: $N * 1 \text{ ms}$ . $N = 1..63$ , $N = 0$ disables the timer. | 0x0   |

## 31.11 Miscellaneous Registers

**Table 268: Register map CRG\_AON**

| Address    | Register                           | Description                                      |
|------------|------------------------------------|--|
| 0x50000300 | <a href="#">HWR_CTRL_REG</a>       | Hardware Reset control register                  |
| 0x50000304 | <a href="#">RESET_STAT_REG</a>     | Reset status register                            |
| 0x50000308 | <a href="#">RAM_LPMX_REG</a>       | RAMs transparent light sleep control register    |
| 0x5000030c | <a href="#">PAD_LATCH_REG</a>      | Control the state retention of the GPIO ports    |
| 0x50000310 | <a href="#">HIBERN_CTRL_REG</a>    | Hibernation control register                     |
| 0x50000314 | <a href="#">PULL_HW_BYPASS_REG</a> | Control the muxes for P0_1 pull up and down      |
| 0x50000320 | <a href="#">POWER_AON_CTRL_REG</a> | Control power settings in always-on power domain |
| 0x50000324 | <a href="#">GP_DATA_REG</a>        | General purpose register                         |

**Table 269: [HWR\\_CTRL\\_REG](#) (0x50000300)**

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 0   | R/W  | <a href="#">DISABLE_HWR</a><br>Disables the RST functionality on P00 | 0x0   |

**Table 270: [RESET\\_STAT\\_REG](#) (0x50000304)**

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 3   | R/W  | <a href="#">WDOGRESET_STAT</a><br>Indicates that a Watchdog has happened.<br>This bit is also set with a PowerOn Reset.  | 0x1   |
| 2   | R/W  | <a href="#">SWRESET_STAT</a><br>Indicates that a software reset has been requested.<br>The software reset is requested by <a href="#">SYS_CTRL_REG[SW_RESET]</a> or <a href="#">SCB-&gt;AIRCR</a> inside the Cortex.<br>This bit is also set with a PowerOn Reset. | 0x1   |
| 1   | R/W  | <a href="#">HWRESET_STAT</a><br>Indicates that a hardware reset has happened.<br>This bit is also set with a PowerOn Reset.  | 0x1   |
| 0   | R/W  | <a href="#">PORESET_STAT</a><br>Indicates that a PowerOn Reset has happened.   | 0x1   |

**Table 271: [RAM\\_LPMX\\_REG](#) (0x50000308)**

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 2:0 | R/W  | <a href="#">RAMx_LPMX</a><br>RAM[3:1] Transparent Light Sleep (TLS) Core Enable for System RAMs. Assert low to enable the TLS core feature, which results in lower leakage current.<br>In case VDD is below 0.81 V, it is necessary to hold this pin high to maintain data retention. | 0x7   |

Table 272: PAD\_LATCH\_REG (0x5000030C)

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 0   | R/W  | PAD_LATCH_EN<br>Controls the state retention of the pads.<br>0: Latches are closed, pads retain their state.<br>1: Latches are open, new control values have immediate effect. | 0x1   |

Table 273: HIBERN\_CTRL\_REG (0x50000310)

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 6:2 | R/W  | HIBERN_WKUP_MASK<br>Selects which pin to wake up from.  | 0x0   |
| 1   | R/W  | HIBERN_WKUP_POLARITY<br>Selects the polarity of the wake-up source. The polarity must be chosen such that ANA_STATUS_REG[CLKLESS_WAKEUP_STAT] is 1. Any change on the selected GPIOs makes the CLKLESS_WAKEUP_STAT go to 0, and wakes up the system from hibernation. | 0x0   |
| 0   | R/W  | HIBERNATION_ENABLE<br>Enables the hibernation mode when sleeping<br>0: Deep Sleep mode, PD_SLP remains on<br>1: Hibernation mode, PD_SLP goes off. REMAP_ADR0 needs to be set to the correct source to boot from before going to sleep.                               | 0x0   |

Table 274: PULL\_HW\_BYPASS\_REG (0x50000314)

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 0   | R/W  | PULL_HW_BYPASS<br>0: Normal operation<br>1: Force pull-up register at GPIO P0_1 in boost mode | 0x1   |

Table 275: POWER\_AON\_CTRL\_REG (0x50000320)

| Bit   | Mode | Symbol/Description   | Reset |
|-------|------|--|-------|
| 14    | R/W  | -<br>Reserved  | 0x0   |
| 13:10 | R/W  | LDO_RET_TRIM<br>VDD clamp level setting for Hibernation mode.  | 0x0   |
| 9     | R/W  | CMP_VCONT_SLP_DISABLE<br>Disables vcont comparator in SLP.   | 0x0   |
| 8:7   | R/W  | BOOST_MODE_FORCE<br>0x: Automatic selection of boost mode<br>11: Force boost mode<br>10: Force buck mode | 0x0   |
| 6     | R/W  | CHARGE_VBAT_DISABLE<br>Do not charge vbat high in boost mode   | 0x0   |
| 5     | R/W  | -<br>Reserved  | 0x0   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 4   | R/W  | -<br>Reserved  | 0x0   |
| 3   | R/W  | POR_VBAT_HIGH_RST_MASK<br>Mask RST from por_vbat_high  | 0x1   |
| 2   | R/W  | POR_VBAT_LOW_RST_MASK<br>Mask RST from por_vbat_low  | 0x0   |
| 1:0 | R/W  | VBAT_HL_CONNECT_RES_CTRL<br>00: OFF<br>01: Forced ON<br>10: Active: automatic control, Sleep: forced ON<br>11: Automatic control | 0x0   |

Table 276: GP\_DATA\_REG (0x50000324)

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 7   | R/W  | P03_P04_FILT_DIS<br>0: RC filtered input enabled for P0_3 and P0_4 (for example, when used for wake-up)<br>1: RC filtered input disabled for P0_3 and P0_4 (for example, when used for external clk or XTAL32k) | 0x0   |
| 6   | R/W  | FORCE_RCX_VDD<br>0: RCX bias supply open (see FORCE_RCX_VREF)<br>1: RCX bias supply connected to VDD (use for sleep)  | 0x0   |
| 5   | R/W  | FORCE_RCX_VREF<br>0: RCX bias supply connected to clamp and VDD via 400k resistor (old situation)<br>1: RCX bias supply connected to vref_0v75_0 (use for calibration)  | 0x0   |
| 4   | R/W  | -<br>Reserved   | 0x0   |
| 3:0 | R/W  | SW_GP_DATA  | 0x0   |

## 31.12 OTP Controller Registers

Table 277: Register map OTPC

| Address    | Register                        | Description  |
|------------|---------------------------------|--|
| 0x07f40000 | <a href="#">OTPC_MODE_REG</a>   | Mode register  |
| 0x07f40004 | <a href="#">OTPC_STAT_REG</a>   | Status register  |
| 0x07f40008 | <a href="#">OTPC_PADDR_REG</a>  | The address of the word that is programmed when the PROG mode is used. |
| 0x07f4000c | <a href="#">OTPC_PWORD_REG</a>  | The 32-bit word that is programmed when the PROG mode is used.         |
| 0x07f40010 | <a href="#">OTPC_TIM1_REG</a>   | Various timing parameters of the OTP cell.                             |
| 0x07f40014 | <a href="#">OTPC_TIM2_REG</a>   | Various timing parameters of the OTP cell.                             |
| 0x07f40018 | <a href="#">OTPC_AHADDR_REG</a> | AHB master start address   |
| 0x07f4001c | <a href="#">OTPC_CELADR_REG</a> | OTP cell start address   |
| 0x07f40020 | <a href="#">OTPC_NWORDS_REG</a> | Number of words  |

Table 278: [OTPC\\_MODE\\_REG \(0x07F40000\)](#)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 31:9 | -    | -<br>Reserved   | 0x0   |
| 8:6  | R/W  | <a href="#">OTPC_MODE_PRG_SEL</a><br>Defines the part of the OTP cell that is programmed by the controller during the PROG mode, for each program request that is applied.<br>0x0: Both normal and redundancy arrays are programmed. This is the normal way of programming.<br>0x1: Only the normal array is programmed.<br>0x2: Only the redundancy array 0 is programmed.<br>0x3: Only the redundancy array 1 is programmed.<br>0x4: Only the redundancy array 2 is programmed.<br>0x5-0x7: Reserved<br>The value of this configuration field can be modified only when the controller is in inactive mode (DSTBY or STBY). The setting takes effect when the PROG mode is enabled again. | 0x0   |
| 5    | R/W  | <a href="#">OTPC_MODE_HT_MARG_EN</a><br>Defines the temperature condition under which is performed a margin read. It affects only the initial margin read (RINI mode) and the programming verification margin read (PVFY).<br>0: Regular temperature condition (less than 85 °C)<br>1: High temperature condition (85 °C or more)<br>The value of this configuration field can be modified only when the controller is in inactive mode (DSTBY or STBY). The selection takes effect at the next PVFY or RINI mode that is enabled. The READ mode is not affected by the setting of this configuration bit.  | 0x0   |
| 4    | R/W  | <a href="#">OTPC_MODE_USE_TST_ROW</a><br>Selects the memory area of the OTP cell that is used.<br>0: Uses the main memory area of the OTP cell<br>1: Uses the test row of the OTP cell  | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | The value of this configuration field can be modified only when the controller is in inactive mode (DSTBY or STBY). The selection takes effect at the next programming or reading mode that is enabled.   |       |
| 3   | -    | -<br>Reserved   | 0x0   |
| 2:0 | R/W  | OTPC_MODE_MODE<br>Defines the mode of operation of the OTPC controller. The encoding of the modes is as follows:<br>0x0: DSTBY. The OTP memory is in deep standby mode (power supply ON and internal LDO OFF).<br>0x1: STBY. The OTP memory is powered (power supply ON and internal LDO ON, but is not selected).<br>0x2: READ. The OTP memory is in normal read mode.<br>0x3: PROG. The OTP memory is in programming mode.<br>0x4: PVFY. The OTP memory is in programming verification mode (margin read after programming).<br>0x5: RINI. The OTP memory is in initial read mode (initial margin read).<br>0x6: AREAD. Copying of data from the OTP memory to a system RAM by using the internal DMA. Also, see the registers OTPC_AHBADR_REG, OTPC_CELADR_REG and OTPC_NWORDS_REG.<br>0x7: Reserved<br>Whenever the OTPC_MODE_REG[MODE] is changing, the status bit OTPC_STAT_REG[OTPC_STAT_MRDY] gets the value zero. The new mode is ready for use when OTPC_STAT_MRDY becomes again 1. During the mode transition the OTPC_MODE_REG[MODE] becomes read only. Do not try to use or change any function of the controller until the OTPC_STAT_MRDY bit becomes equal to 1. | 0x0   |

Table 279: OTPC\_STAT\_REG (0x07F40004)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 31:3 | -    | -<br>Reserved  | 0x0   |
| 2    | R    | OTPC_STAT_MRDY<br>Indicates the progress of the transition from a mode of operation to a new mode of operation.<br>0: There is a transition in progress in a new mode of operation. Wait until the transition to be completed.<br>1: The transition to the new mode of operation has been completed. The function that has been enabled by the new mode can be used. A new mode can be applied. This status bit gets the value zero every time where OTPC_MODE_REG[MODE] is changing. Do not try to use or change any function of the controller until this status bit becomes equal to 1. | 0x1   |
| 1    | R    | OTPC_STAT_PBUF_EMPTY<br>Indicates the status of the programming buffer (PBUF).<br>0: The PBUF contains the address and the data of a programming request. The OTPC_PADDR_REG and the OTPC_PWORD_REG should not be written as long as this status bit is zero.<br>1: The PBUF is empty and a new programming request can be registered in the PBUF by using the OTPC_PADDR_REG and the OTPC_PWORD_REG registers.  | 0x1   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | This status bit gets the value zero every time when a programming is triggered by the OTPC_PADDR_REG (only if the PROG mode is active).   |       |
| 0   | R    | OTPC_STAT_PRDY<br>Indicates the state of the programming process.<br>0: The controller is busy. A programming is in progress.<br>1: The logic which performs programming is idle. | 0x1   |

Table 280: OTPC\_PADDR\_REG (0x07F40008)

| Bit   | Mode | Symbol/Description   | Reset |
|-------|------|--|-------|
| 31:12 | -    | -<br>Reserved  | 0x0   |
| 11:0  | R/W  | OTPC_PADDR<br>The OTPC_PADDR_REG and the OTPC_PWORD_REG consist of the PBUF buffer that keeps the information that is programmed in the OTP by using the PROG mode. The PBUF holds the address (OTPC_PADDR_REG) and the data (OTPC_PWORD_REG) of each of the programming requests that are applied in the OTP memory.<br>The OTPC_PADDR_REG refers to a word address. The OTPC_PADDR_REG has to be written after the OTP_PWORD_REG and only if the OTPC_STAT_REG[OTPC_STAT_PBUF_EMPTY] = 1. The register is read only for as long the PBUF is not empty (OTPC_STAT_REG[OTPC_STAT_PBUF_EMPTY] = 0). A writing to the OTPC_PADDR_REG triggers the controller to start the programming procedure (only if the PROG mode is active).<br>The maximum valid address is 3071. | 0x0   |

Table 281: OTPC\_PWORD\_REG (0x07F4000C)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 31:0 | R/W  | OTPC_PWORD<br>The OTPC_PADDR_REG and the OTPC_PWORD_REG consist of the PBUF buffer that keeps the information that is programmed in the OTP memory by using the PROG mode. The PBUF holds the address (OTPC_PADDR_REG) and the data (OTPC_PWORD_REG) of each of the programming requests that are applied in the OTP memory.<br>The OTP_PWORD_REG must be written before the OTPC_PADDR_REG and only if OTPC_STAT_REG[OTPC_STAT_PBUF_EMPTY] = 1. The register is read only for as long the PBUF is not empty (OTPC_STAT_REG[OTPC_STAT_PBUF_EMPTY] = 0). | 0x0   |

Table 282: OTPC\_TIM1\_REG (0x07F40010)

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
| 31    | -    | -<br>Reserved   | 0x0   |
| 30:24 | R/W  | OTPC_TIM1_US_T_CSP<br>The number of microseconds (minus one) that are required after the selection of the OTP memory, until to be ready for programming. It must be:<br>- at least 10 $\mu$ s<br>- no more than 100 $\mu$ s | 0x9   |

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
| 23:20 | R/W  | OTPC_TIM1_US_T_CS<br>The number of microseconds (minus one) that are required after the selection of the OTP memory, until to be ready for any kind of read. It must be at least 10 $\mu$ s.  | 0x9   |
| 19:16 | R/W  | OTPC_TIM1_US_T_PL<br>The number of microseconds (minus one) that are required until to be enabled the LDO of the OTP. It must be at least 10 $\mu$ s.   | 0x9   |
| 15:12 | R/W  | OTPC_TIM1_CC_T_RD<br>The number of hclk_c clock periods (minus one) that give a time interval at least higher than 120 ns. This timing parameter refers to the access time of the OTP memory.   | 0x1   |
| 11    | -    | -<br>Reserved   | 0x0   |
| 10:8  | R/W  | OTPC_TIM1_CC_T_20NS<br>The number of hclk_c clock periods (minus one) that give a time interval that is at least higher than 20 ns.   | 0x0   |
| 7:0   | R/W  | OTPC_TIM1_CC_T_1US<br>The number of hclk_c clock periods (minus one) that give a time interval equal to 1 $\mu$ s. This setting affects all the timing parameters that refer to microseconds, due to that defines the correspondence of a microsecond to a number of hclk_c clock cycles. | 0xF   |

Table 283: OTPC\_TIM2\_REG (0x07F40014)

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
| 31    | R/W  | OTPC_TIM2_US_ADD_CC_EN<br>Adds an additional hclk_c clock cycle at all the time intervals that count in microseconds.<br>0: The extra hclk_c clock cycle is not applied<br>1: The extra hclk_c clock cycle is applied                           | 0x1   |
| 30:29 | R/W  | OTPC_TIM2_US_T_SAS<br>The number of microseconds (minus one) that are required after the exit from the deep sleep standby mode and before becoming ready to enter active mode (reading or programming). It must be at least 2 $\mu$ s.          | 0x1   |
| 28:24 | R/W  | OTPC_TIM2_US_T_PPH<br>The number of microseconds (minus one) that are required after the last programming pulse and before the programming mode is disabled in the OTP memory. It must be:<br>- at least 5 $\mu$ s<br>- no more than 20 $\mu$ s | 0x4   |
| 23:21 | R/W  | OTPC_TIM2_US_T_VDS<br>The number of microseconds (minus one) that are required after enabling the power supply of the OTP memory and before becoming ready for enabling of the internal LDO. It must be at least 1 $\mu$ s.                     | 0x0   |
| 20:16 | R/W  | OTPC_TIM2_US_T_PPS<br>The number of microseconds (minus one) that are required after enabling the programming in the OTP memory and before the first programming pulse is applied. It must be:<br>- at least 5 $\mu$ s                          | 0x4   |

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
|      |      | - no more than 20 $\mu$ s   |       |
| 15   | -    | -<br>Reserved   | 0x0   |
| 14:8 | R/W  | OTPC_TIM2_US_T_PPR<br>The number of microseconds (minus one) for recovery after a programming sequence. It must be:<br>- at least 5 $\mu$ s<br>- no more than 100 $\mu$ s | 0x4   |
| 7:5  | R/W  | OTPC_TIM2_US_T_PWI<br>The number of microseconds (minus one) between two consecutive programming pulses. It must be:<br>- at least 1 $\mu$ s<br>- no more than 5 $\mu$ s  | 0x0   |
| 4:0  | R/W  | OTPC_TIM2_US_T_PW<br>The number of microseconds (minus one) that lasts the programming of each bit. It must be:<br>- at least 10 $\mu$ s<br>- no more than 20 $\mu$ s     | 0x9   |

Table 284: **OTPC\_AHBADR\_REG (0x07F40018)**

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
| 31:16 | -    | -<br>Reserved   | 0x0   |
| 15:2  | R/W  | OTPC_AHBADR<br>It is the AHB address used by the AHB master interface of the controller (the bits [15:2]). The bits [1:0] of the address are always considered as equal to zero.<br>The value of the register remains unchanged, by the internal logic of the controller. | 0x0   |
| 1:0   | -    | -<br>Reserved   | 0x0   |

Table 285: **OTPC\_CELADR\_REG (0x07F4001C)**

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
| 31:12 | -    | -<br>Reserved   | 0x0   |
| 11:0  | R/W  | OTPC_CELADR<br>Defines a word address inside the OTP cell that is used during the AREAD mode and the OTP mirroring. The last valid address is 3071. | 0x0   |

Table 286: **OTPC\_NWORDS\_REG (0x07F40020)**

| Bit   | Mode | Symbol/Description | Reset |
|-------|------|--------------------|-------|
| 31:12 | -    | -<br>Reserved      | 0x0   |
| 11:0  | R/W  | OTPC_NWORDS        | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | The number of words (minus one) that is copied by the AREAD mode. During mirroring, this register reflects the amount of data that is copied. The maximum valid setting is 3071 (3072 words). |       |

## 31.13 Quadrature Decoder Registers

Table 287: Register map QDEC

| Address    | Register                           | Description                          |
|------------|------------------------------------|--------------------------------------|
| 0x50000200 | <a href="#">QDEC_CTRL_REG</a>      | Quad Decoder control register        |
| 0x50000202 | <a href="#">QDEC_XCNT_REG</a>      | Counter value of the X Axis          |
| 0x50000204 | <a href="#">QDEC_YCNT_REG</a>      | Counter value of the Y Axis          |
| 0x50000206 | <a href="#">QDEC_CLOCKDIV_REG</a>  | Clock divider register               |
| 0x50000208 | <a href="#">QDEC_CTRL2_REG</a>     | Quad Decoder port selection register |
| 0x5000020a | <a href="#">QDEC_ZCNT_REG</a>      | Counter value of the Z Axis          |
| 0x5000020c | <a href="#">QDEC_EVENT_CNT_REG</a> | Event counter register               |

Table 288: [QDEC\\_CTRL\\_REG](#) (0x50000200)

| Bit  | Mode  | Symbol/Description  | Reset |
|------|-------|---|-------|
| 10:3 | R/W   | <a href="#">QDEC_IRQ_THRES</a><br>Defines the number of events on either counter (X or Y or Z) that need to be reached before an interrupt is generated. Events are equal to <a href="#">QDEC_IRQ_THRES</a> +1. | 0x2   |
| 2    | R/W   | <a href="#">QDEC_IRQ_STATUS</a><br>1 = Interrupt has occurred<br>0 = No interrupt pending<br>Write 1 clears the pending interrupt.  | 0x0   |
| 1    | R0/WC | <a href="#">QDEC_EVENT_CNT_CLR</a><br>Writing 1 <a href="#">QDEC_EVENT_CNT_REG</a> is cleared   | 0x0   |
| 0    | R/W   | <a href="#">QDEC_IRQ_ENABLE</a><br>0 = Interrupt is masked<br>1 = Interrupt is enabled  | 0x1   |

Table 289: [QDEC\\_XCNT\\_REG](#) (0x50000202)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:0 | R    | <a href="#">QDEC_X_CNT</a><br>Contains a signed value of the events. Zero when channel is disabled. | 0x0   |

Table 290: [QDEC\\_YCNT\\_REG](#) (0x50000204)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:0 | R    | <a href="#">QDEC_Y_CNT</a><br>Contains a signed value of the events. Zero when channel is disabled | 0x0   |

Table 291: [QDEC\\_CLOCKDIV\\_REG](#) (0x50000206)

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 10  | R/W  | <a href="#">QDEC_PRESCALER_EN</a><br>0 = No prescaler enabled | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | 1 = In Sleep and Active mode, quadrature clock is divided by 2  |       |
| 9:0 | R/W  | <p>QDEC_CLOCKDIV</p> <p>Contains the number of the input clock cycles minus one, that are required to generate one logic clock cycle.</p> <p>Clock divider is bypassed when system runs at LP_CLK</p> | 0x3E7 |

Table 292: QDEC\_CTRL2\_REG (0x50000208)

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 11  | R/W  | <p>QDEC_CHZ_EVENT_MODE</p> <p>0 = Normal quadrature counting<br/>1 = Counts rising and falling edge of both ports (if both ports change at the same time, counter increases by 1)</p>  | 0x1   |
| 10  | R/W  | <p>QDEC_CHY_EVENT_MODE</p> <p>0 = Normal quadrature counting<br/>1 = Counts rising and falling edge of both ports (if both ports change at the same time, counter increases by 1)</p>  | 0x1   |
| 9   | R/W  | <p>QDEC_CHX_EVENT_MODE</p> <p>0 = Normal quadrature counting<br/>1 = Counts rising and falling edge of both ports (if both ports change at the same time, counter increases by 1)</p>  | 0x1   |
| 8:6 | R/W  | <p>QDEC_CHZ_PORT_SEL</p> <p>Defines which GPIOs are mapped on Channel Z</p> <p>0: none<br/>1: P0[2] -&gt; CHZ_A, P0[5] -&gt; CHZ_B<br/>2: P0[1] -&gt; CHZ_A, P0[4] -&gt; CHZ_B<br/>3: P0[3] -&gt; CHZ_A, P0[10] -&gt; CHZ_B<br/>4: P0[6] -&gt; CHZ_A, P0[7] -&gt; CHZ_B<br/>5: P0[8] -&gt; CHZ_A, P0[9] -&gt; CHZ_B<br/>6: P0[0] -&gt; CHZ_A, P0[11] -&gt; CHZ_B<br/>7: none</p> | 3     |
| 5:3 | R/W  | <p>QDEC_CHY_PORT_SEL</p> <p>Defines which GPIOs are mapped on Channel Y</p> <p>0: none<br/>1: P0[2] -&gt; CHY_A, P0[5] -&gt; CHY_B<br/>2: P0[1] -&gt; CHY_A, P0[4] -&gt; CHY_B<br/>3: P0[3] -&gt; CHY_A, P0[10] -&gt; CHY_B<br/>4: P0[6] -&gt; CHY_A, P0[7] -&gt; CHY_B<br/>5: P0[8] -&gt; CHY_A, P0[9] -&gt; CHY_B<br/>6: P0[0] -&gt; CHY_A, P0[11] -&gt; CHY_B<br/>7: none</p> | 2     |
| 2:0 | R/W  | <p>QDEC_CHX_PORT_SEL</p> <p>Defines which GPIOs are mapped on Channel X</p> <p>0: none<br/>1: P0[2] -&gt; CHX_A, P0[5] -&gt; CHX_B<br/>2: P0[1] -&gt; CHX_A, P0[4] -&gt; CHX_B<br/>3: P0[3] -&gt; CHX_A, P0[10] -&gt; CHX_B</p>  | 1     |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | 4: P0[6] -> CHX_A, P0[7] -> CHX_B<br>5: P0[8] -> CHX_A, P0[9] -> CHX_B<br>6: P0[0] -> CHX_A, P0[11] -> CHX_B<br>7: none |       |

Table 293: QDEC\_ZCNT\_REG (0x5000020A)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:0 | R    | QDEC_Z_CNT<br>Contains a signed value of the events. Zero when channel is disabled. | 0     |

Table 294: QDEC\_EVENT\_CNT\_REG (0x5000020C)

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 7:0 | R    | QDEC_EVENT_CNT<br>Gives the number of events at all channels. | 0x0   |

## 31.14 Real Time Clock Registers

**Table 295: Register map RTC**

| Address    | Register                                  | Description                    |
|------------|---|--------------------------------|
| 0x50004100 | <a href="#">RTC_CONTROL_REG</a>           | RTC Control Register           |
| 0x50004104 | <a href="#">RTC_HOUR_MODE_REG</a>         | RTC Hour Mode Register         |
| 0x50004108 | <a href="#">RTC_TIME_REG</a>              | RTC Time Register              |
| 0x5000410c | <a href="#">RTC_CALENDAR_REG</a>          | RTC Calendar Register          |
| 0x50004110 | <a href="#">RTC_TIME_ALARM_REG</a>        | RTC Time Alarm Register        |
| 0x50004114 | <a href="#">RTC_CALENDAR_ALARM_REG</a>    | RTC Calendar Alarm Register    |
| 0x50004118 | <a href="#">RTC_ALARM_ENABLE_REG</a>      | RTC Alarm Enable Register      |
| 0x5000411c | <a href="#">RTC_EVENT_FLAGS_REG</a>       | RTC Event Flags Register       |
| 0x50004120 | <a href="#">RTC_INTERRUPT_ENABLE_REG</a>  | RTC Interrupt Enable Register  |
| 0x50004124 | <a href="#">RTC_INTERRUPT_DISABLE_REG</a> | RTC Interrupt Disable Register |
| 0x50004128 | <a href="#">RTC_INTERRUPT_MASK_REG</a>    | RTC Interrupt Mask Register    |
| 0x5000412c | <a href="#">RTC_STATUS_REG</a>            | RTC Status Register            |
| 0x50004130 | <a href="#">RTC_KEEP_RTC_REG</a>          | RTC Keep RTC Register          |

**Table 296: [RTC\\_CONTROL\\_REG](#) (0x50004100)**

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 1   | R/W  | <a href="#">RTC_CAL_DISABLE</a><br>When this field is set high the RTC stops incrementing the calendar value. | 0x1   |
| 0   | R/W  | <a href="#">RTC_TIME_DISABLE</a><br>When this field is set high the RTC stops incrementing the time value.    | 0x1   |

**Table 297: [RTC\\_HOUR\\_MODE\\_REG](#) (0x50004104)**

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 0   | R/W  | <a href="#">RTC_HMS</a><br>When this field is set high the RTC operates in 12-hour clock mode; otherwise, times are in 24-hour clock format. | 0x0   |

**Table 298: [RTC\\_TIME\\_REG](#) (0x50004108)**

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 31  | R/W  | <a href="#">RTC_TIME_CH</a><br>The value in this register has altered since last read. Read and clear. | 0x0   |
| 30  | R/W  | <a href="#">RTC_TIME_PM</a><br>In 12-hour clock mode, indicates PM when set.                           | 0x0   |

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
| 29:28 | R/W  | RTC_TIME_HR_T<br>Hours tens. Represented in BCD digit (0-2).                  | 0x0   |
| 27:24 | R/W  | RTC_TIME_HR_U<br>Hours units. Represented in BCD digit (0-9).                 | 0x0   |
| 23    | -    | -<br>Reserved   | 0x0   |
| 22:20 | R/W  | RTC_TIME_M_T<br>Minutes tens. Represented in BCD digit (0-5).                 | 0x0   |
| 19:16 | R/W  | RTC_TIME_M_U<br>Minutes units. Represented in BCD digit (0-9).                | 0x0   |
| 15    | -    | -<br>Reserved   | 0x0   |
| 14:12 | R/W  | RTC_TIME_S_T<br>Seconds tens. Represented in BCD digit (0-9).                 | 0x0   |
| 11:8  | R/W  | RTC_TIME_S_U<br>Seconds units. Represented in BCD digit (0-9).                | 0x0   |
| 7:4   | R/W  | RTC_TIME_H_T<br>Hundredths of a second tens. Represented in BCD digit (0-9).  | 0x0   |
| 3:0   | R/W  | RTC_TIME_H_U<br>Hundredths of a second units. Represented in BCD digit (0-9). | 0x0   |

Table 299: **RTC\_CALENDAR\_REG (0x5000410C)**

| Bit   | Mode | Symbol/Description   | Reset |
|-------|------|--|-------|
| 31    | R/W  | RTC_CAL_CH<br>The value in this register has altered since last read. Read and clear | 0x0   |
| 30    | -    | -<br>Reserved  | 0x0   |
| 29:28 | R/W  | RTC_CAL_C_T<br>Century tens. Represented in BCD digit (1-2).                         | 0x2   |
| 27:24 | R/W  | RTC_CAL_C_U<br>Century units. Represented in BCD digit (0-9).                        | 0x0   |
| 23:20 | R/W  | RTC_CAL_Y_T<br>Year tens. Represented in BCD digit (0-9).                            | 0x0   |
| 19:16 | R/W  | RTC_CAL_Y_U<br>Year units. Represented in BCD digit (0-9).                           | 0x0   |
| 15:14 | -    | -<br>Reserved  | 0x0   |
| 13:12 | R/W  | RTC_CAL_D_T<br>Date tens. Represented in BCD digit (0-3).                            | 0x0   |
| 11:8  | R/W  | RTC_CAL_D_U<br>Date units. Represented in BCD digit (0-9).                           | 0x1   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 7   | R/W  | RTC_CAL_M_T<br>Month tens. Represented in BCD digit (0-1).                    | 0x0   |
| 6:3 | R/W  | RTC_CAL_M_U<br>Month units. Represented in BCD digit (0-9).                   | 0x1   |
| 2:0 | R/W  | RTC_DAY<br>Day of the week (arbitrary) units. Represented in BCD digit (0-7). | 0x7   |

Table 300: RTC\_TIME\_ALARM\_REG (0x50004110)

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
| 31    | -    | -<br>Reserved   | 0x0   |
| 30    | R/W  | RTC_TIME_PM<br>In 12-hour clock mode, indicates PM when set.                  | 0x0   |
| 29:28 | R/W  | RTC_TIME_HR_T<br>Hours tens. Represented in BCD digit (0-2).                  | 0x0   |
| 27:24 | R/W  | RTC_TIME_HR_U<br>Hours units. Represented in BCD digit (0-9).                 | 0x0   |
| 23    | -    | -<br>Reserved   | 0x0   |
| 22:20 | R/W  | RTC_TIME_M_T<br>Minutes tens. Represented in BCD digit (0-5).                 | 0x0   |
| 19:16 | R/W  | RTC_TIME_M_U<br>Minutes units. Represented in BCD digit (0-9).                | 0x0   |
| 15    | -    | -<br>Reserved   | 0x0   |
| 14:12 | R/W  | RTC_TIME_S_T<br>Seconds tens. Represented in BCD digit (0-9).                 | 0x0   |
| 11:8  | R/W  | RTC_TIME_S_U<br>Seconds units. Represented in BCD digit (0-9).                | 0x0   |
| 7:4   | R/W  | RTC_TIME_H_T<br>Hundredths of a second tens. Represented in BCD digit (0-9).  | 0x0   |
| 3:0   | R/W  | RTC_TIME_H_U<br>Hundredths of a second units. Represented in BCD digit (0-9). | 0x0   |

Table 301: RTC\_CALENDAR\_ALARM\_REG (0x50004114)

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
| 31:14 | R/W  | -<br>Reserved   | 0x0   |
| 13:12 | R/W  | RTC_CAL_D_T<br>Date tens. Represented in BCD digit (0-3). | 0x0   |

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 11:8 | R/W  | RTC_CAL_D_U<br>Date units. Represented in BCD digit (0-9).  | 0x0   |
| 7    | R/W  | RTC_CAL_M_T<br>Month tens. Represented in BCD digit (0-1).  | 0x0   |
| 6:3  | R/W  | RTC_CAL_M_U<br>Month units. Represented in BCD digit (0-9). | 0x0   |
| 2:0  | -    | -<br>Reserved   | 0x0   |

Table 302: RTC\_ALARM\_ENABLE\_REG (0x50004118)

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 5   | R/W  | RTC_ALARM_MNTH_EN<br>Alarm on month enable. Enable to trigger alarm when data specified in Calendar Alarm Register (M_T and M_U) has been reached.             | 0x0   |
| 4   | R/W  | RTC_ALARM_DATE_EN<br>Alarm on date enable. Enable to trigger alarm when data specified in Calendar Alarm Register (D_T and D_U) has been reached.              | 0x0   |
| 3   | R/W  | RTC_ALARM_HOUR_EN<br>Alarm on hour enable. Enable to trigger alarm when data specified in Time Alarm Register (PM, HR_T and HR_U) has been reached.            | 0x0   |
| 2   | R/W  | RTC_ALARM_MIN_EN<br>Alarm on minute enable. Enable to trigger alarm when data specified in Time Alarm Register (M_T and M_U) has been reached.                 | 0x0   |
| 1   | R/W  | RTC_ALARM_SEC_EN<br>Alarm on second enable. Enable to trigger alarm when data specified in Time Alarm Register (S_T and S_U) has been reached.                 | 0x0   |
| 0   | R/W  | RTC_ALARM_HOS_EN<br>Alarm on hundredths of a second enable. Enable to trigger alarm when data specified in Time Alarm Register (H_T and H_U) has been reached. | 0x0   |

Table 303: RTC\_EVENT\_FLAGS\_REG (0x5000411C)

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 6   | R    | RTC_EVENT_ALARM<br>Alarm event flag. Indicate that alarm event occurred since the last reset.                      | 0x0   |
| 5   | R    | RTC_EVENT_MNTH<br>Month rolls over event flag. Indicate that month rolls over event occurred since the last reset. | 0x0   |
| 4   | R    | RTC_EVENT_DATE<br>Date rolls over event flag. Indicate that date rolls over event occurred since the last reset.   | 0x0   |
| 3   | R    | RTC_EVENT_HOUR<br>Hour rolls over event flag. Indicate that hour rolls over event occurred since the last reset.   | 0x0   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 2   | R    | RTC_EVENT_MIN<br>Minute rolls over event flag. Indicate that minute rolls over event occurred since the last reset.                      | 0x0   |
| 1   | R    | RTC_EVENT_SEC<br>Second rolls over event flag. Indicate that second rolls over event occurred since the last reset.                      | 0x0   |
| 0   | R    | RTC_EVENT_HOS<br>Hundredths of a second event flag. Indicate that hundredths of a second rolls over event occurred since the last reset. | 0x0   |

Table 304: **RTC\_INTERRUPT\_ENABLE\_REG (0x50004120)**

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 6   | W    | RTC_ALARM_INT_EN<br>Interrupt on alarm enable. Enable to issue the interrupt when alarm event occurred.                                 | 0x0   |
| 5   | W    | RTC_MNTH_INT_EN<br>Interrupt on month enable. Enable to issue the interrupt when month event occurred.                                  | 0x0   |
| 4   | W    | RTC_DATE_INT_EN<br>Interrupt on date enable. Enable to issue the interrupt when date event occurred.                                    | 0x0   |
| 3   | W    | RTC_HOUR_INT_EN<br>Interrupt on hour enable. Enable to issue the interrupt when hour event occurred.                                    | 0x0   |
| 2   | W    | RTC_MIN_INT_EN<br>Interrupt on minute enable. Enable to issue the interrupt when minute event occurred.                                 | 0x0   |
| 1   | W    | RTC_SEC_INT_EN<br>Interrupt on second enable. Enable to issue the interrupt when second event occurred.                                 | 0x0   |
| 0   | W    | RTC_HOS_INT_EN<br>Interrupt on hundredths of a second enable. Enable to issue the interrupt when hundredths of a second event occurred. | 0x0   |

Table 305: **RTC\_INTERRUPT\_DISABLE\_REG (0x50004124)**

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 6   | W    | RTC_ALARM_INT_DIS<br>Interrupt on alarm disable. Disable to issue the interrupt when alarm event occurred. | 0x0   |
| 5   | W    | RTC_MNTH_INT_DIS<br>Interrupt on month disable. Disable to issue the interrupt when month event occurred.  | 0x0   |
| 4   | W    | RTC_DATE_INT_DIS<br>Interrupt on date disable. Disable to issue the interrupt when date event occurred.    | 0x0   |
| 3   | W    | RTC_HOUR_INT_DIS<br>Interrupt on hour disable. Disable to issue the interrupt when hour event occurred.    | 0x0   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 2   | W    | RTC_MIN_INT_DIS<br>Interrupt on minute disable. Disable to issue the interrupt when minute event occurred.                                 | 0x0   |
| 1   | W    | RTC_SEC_INT_DIS<br>Interrupt on second disable. Disable to issue the interrupt when second event occurred.                                 | 0x0   |
| 0   | W    | RTC_HOS_INT_DIS<br>Interrupt on hundredths of a second disable. Disable to issue the interrupt when hundredths of a second event occurred. | 0x0   |

Table 306: **RTC\_INTERRUPT\_MASK\_REG (0x50004128)**

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 6   | R    | RTC_ALRM_INT_MSK<br>Mask alarm interrupt. It can be cleared (set) by setting corresponding bit (ALRM) in Interrupt Enable Register (Interrupt Disable Register).                | 0x1   |
| 5   | R    | RTC_MNTH_INT_MSK<br>Mask month interrupt. It can be cleared (set) by setting corresponding bit (MNTH) in Interrupt Enable Register (Interrupt Disable Register).                | 0x1   |
| 4   | R    | RTC_DATE_INT_MSK<br>Mask date interrupt. It can be cleared (set) by setting corresponding bit (DATE) in Interrupt Enable Register (Interrupt Disable Register).                 | 0x1   |
| 3   | R    | RTC_HOUR_INT_MSK<br>Mask hour interrupt. It can be cleared (set) by setting corresponding bit (HOUR) in Interrupt Enable Register (Interrupt Disable Register).                 | 0x1   |
| 2   | R    | RTC_MIN_INT_MSK<br>Mask minute interrupt. It can be cleared (set) by setting corresponding bit (MIN) in Interrupt Enable Register (Interrupt Disable Register).                 | 0x1   |
| 1   | R    | RTC_SEC_INT_MSK<br>Mask second interrupt. It can be cleared (set) by setting corresponding bit (SEC) in Interrupt Enable Register (Interrupt Disable Register).                 | 0x1   |
| 0   | R    | RTC_HOS_INT_MSK<br>Mask hundredths of a second interrupt. It can be cleared (set) by setting corresponding bit (HOS) in Interrupt Enable Register (Interrupt Disable Register). | 0x1   |

Table 307: **RTC\_STATUS\_REG (0x5000412C)**

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 3   | R    | RTC_VALID_CAL_ALM<br>Valid Calendar Alarm. If cleared, then indicates that invalid entry occurred when writing to Calendar Alarm Register. | 0x1   |
| 2   | R    | RTC_VALID_TIME_ALM<br>Valid Time Alarm. If cleared, then indicates that invalid entry occurred when writing to Time Alarm Register.        | 0x1   |
| 1   | R    | RTC_VALID_CAL<br>Valid Calendar. If cleared, then indicates that invalid entry occurred when writing to Calendar Register.                 | 0x1   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 0   | R    | RTC_VALID_TIME<br>Valid Time. If cleared, then indicates that invalid entry occurred when writing to Time Register. | 0x1   |

Table 308: **RTC\_KEEP\_RTC\_REG (0x50004130)**

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 0   | R/W  | RTC_KEEP<br>Keep RTC. When high, the time and calendar registers and any other registers which directly affect or are affected by the time and calendar registers are NOT reset when software reset is applied. When low, the software reset resets every register except the keep RTC and control registers. | 0x1   |

Table 309: Register map CRG\_TIM

| Address    | Register       | Description                  |
|------------|----------------|------------------------------|
| 0x5000424c | CLK_RTCDIV_REG | Divisor for RTC 100 Hz clock |

Table 310: **CLK\_RTCDIV\_REG (0x5000424C)**

| Bit   | Mode | Symbol/Description   | Reset |
|-------|------|--|-------|
| 21    | R/W  | RTC_RESET_REQ<br>Reset request for the RTC module.   | 0x0   |
| 20    | R/W  | RTC_DIV_ENABLE<br>Enable for the 100-Hz generation for the RTC block.  | 0x0   |
| 19    | R/W  | RTC_DIV_DENOM<br>Selects the denominator for the fractional division:<br>0b0: 1000<br>0b1: 1024  | 0x0   |
| 18:10 | R/W  | RTC_DIV_INT<br>Integer divisor part for RTC 100-Hz generation.   | 0x147 |
| 9:0   | R/W  | RTC_DIV_FRAC<br>Fractional divisor part for RTC 100 Hz generation.<br>If RTC_DIV_DENOM = 1, <RTC_DIV_FRAC> out of 1024 cycles divides by <RTC_DIV_INT+1>, the rest is <RTC_DIV_INT>.<br>If RTC_DIV_DENOM = 0, <RTC_DIV_FRAC> out of 1000 cycles divides by <RTC_DIV_INT+1>, the rest is <RTC_DIV_INT>. | 0x2A8 |

## 31.15 SPI Interface Registers

Table 311: Register map SPI

| Address    | Register                                 | Description                     |
|------------|--|---------------------------------|
| 0x50001200 | <a href="#">SPI_CTRL_REG</a>             | SPI control register            |
| 0x50001204 | <a href="#">SPI_CONFIG_REG</a>           | SPI control register            |
| 0x50001208 | <a href="#">SPI_CLOCK_REG</a>            | SPI clock register              |
| 0x5000120c | <a href="#">SPI_FIFO_CONFIG_REG</a>      | SPI FIFO configuration register |
| 0x50001210 | <a href="#">SPI_IRQ_MASK_REG</a>         | SPI interrupt mask register     |
| 0x50001214 | <a href="#">SPI_STATUS_REG</a>           | SPI status register             |
| 0x50001218 | <a href="#">SPI_FIFO_STATUS_REG</a>      | SPI RX/TX fifo status register  |
| 0x5000121c | <a href="#">SPI_FIFO_READ_REG</a>        | SPI RX FIFO read register       |
| 0x50001220 | <a href="#">SPI_FIFO_WRITE_REG</a>       | SPI TX FIFO write register      |
| 0x50001224 | <a href="#">SPI_CS_CONFIG_REG</a>        | SPI CS configuration register   |
| 0x50001228 | <a href="#">SPI_FIFO_HIGH_REG</a>        | Spi TX/RX High 16-bit word      |
| 0x5000122c | <a href="#">SPI_TXBUFFER_FORCE_L_REG</a> | SPI TX buffer force low value   |
| 0x50001230 | <a href="#">SPI_TXBUFFER_FORCE_H_REG</a> | SPI TX buffer force high value  |
| 0x50001234 | <a href="#">SPI_PAUSE_CTRL_REG</a>       | SPI pause control register      |

Table 312: [SPI\\_CTRL\\_REG](#) (0x50001200)

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 7   | R/W  | <a href="#">SPI_SWAP_BYTES</a><br>0 = Normal operation<br>1 = LSB and MSB are swapped in the APB interface<br>In case of 8-bit SPI interface, DMA/SPI can be configured in 16-bit mode to offload the bus. Enabling <a href="#">SPI_SWAP_BYTES</a> bytes reads/writes correctly. | 0x0   |
| 6   | R/W  | <a href="#">SPI_CAPTURE_AT_NEXT_EDGE</a><br>0 = SPI captures data at correct clock edge<br>1 = SPI captures data at the next clock edge (only for Master mode and high clock)  | 0x0   |
| 5   | R/W  | <a href="#">SPI_FIFO_RESET</a><br>0 = FIFO normal operation<br>1 = FIFO in reset state   | 0x0   |
| 4   | R/W  | <a href="#">SPI_DMA_RX_EN</a><br>Applicable only when <a href="#">SPI_RX_EN</a> = 1<br>0 = No DMA request for RX<br>1 = DMA request when <a href="#">SPI_STATUS_RX_FULL</a> = 1  | 0x0   |
| 3   | R/W  | <a href="#">SPI_DMA_TX_EN</a><br>Applicable only when <a href="#">SPI_TX_EN</a> = 1<br>0 = No DMA request for TX<br>1 = DMA request when <a href="#">SPI_STATUS_TX_EMPTY</a> = 1   | 0x0   |
| 2   | R/W  | <a href="#">SPI_RX_EN</a><br>0 = RX path is disabled   | 0x0   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
|     |      | 1 = RX path is enabled<br>Note: If master clk async or SPI mode = 1 or SPI mode = 3, read-only is not supported. |       |
| 1   | R/W  | SPI_TX_EN<br>0 = TX path is disabled<br>1 = TX path is enabled   | 0x0   |
| 0   | R/W  | SPI_EN<br>0 = SPI module is disable<br>1 = SPI module is enable  | 0x0   |

Table 313: SPI\_CONFIG\_REG (0x50001204)

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 7   | R/W  | SPI_SLAVE_EN<br>0 = SPI module Master mode<br>1 = SPI module Slave mode   | 0x0   |
| 6:2 | R/W  | SPI_WORD_LENGTH<br>Define the SPI word length = 1+ SPI_WORD_LENGTH (range 4 to 32)  | 0x0   |
| 1:0 | R/W  | SPI_MODE<br>Define the SPI mode (CPOL, CPHA)<br>0 = New data on falling, capture on rising, Clk low in IDLE state<br>1 = New data on rising, capture on falling, Clk low in IDLE state<br>2 = New data on rising, capture on falling, Clk high in IDLE state<br>3 = New data on falling, capture on rising Clk high in IDLE state | 0x0   |

Table 314: SPI\_CLOCK\_REG (0x50001208)

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 7   | R/W  | SPI_MASTER_CLK_MODE<br>Should always be 1.  | 0x0   |
| 6:0 | R/W  | SPI_CLK_DIV<br>Applicable only in Master mode.<br>Defines the SPI clock frequency in Master only mode.<br>$SPI\_CLK = module\_clk/2*(SPI\_CLK\_DIV+1)$ when $SPI\_CLK\_DIV$ not 0x7F<br>if $SPI\_CLK\_DIV = 0x7F$ , then $SPI\_CLK = module\_clk$ | 0x0   |

Table 315: SPI\_FIFO\_CONFIG\_REG (0x5000120C)

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 7:4 | R/W  | SPI_RX_TL<br>Receive FIFO threshold level in bytes. Control the level of bytes in FIFO that triggers the RX_FULL interrupt. IRQ occurs when FIFO level is more or equal to SPI_RX_TL+1. FIFO level is from 0 to 4. | 0x0   |
| 3:0 | R/W  | SPI_TX_TL<br>Transmit FIFO threshold level in bytes. Control the level of bytes in FIFO that triggers the TX_EMPTY interrupt. IRQ occurs when FIFO level is less or equal to SPI_TX_TL. FIFO level is from 0 to 4. | 0x0   |

Table 316: **SPI\_IRQ\_MASK\_REG** (0x50001210)

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 1   | R/W  | SPI_IRQ_MASK_RX_FULL<br>0 = FIFO RX full IRQ is masked<br>1 = FIFO RX full IRQ is enabled    | 0x0   |
| 0   | R/W  | SPI_IRQ_MASK_TX_EMPTY<br>0 = FIFO TX empty IRG is masked<br>1 = FIFO TX empty IRG is enabled | 0x0   |

Table 317: **SPI\_STATUS\_REG** (0x50001214)

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 1   | R    | SPI_STATUS_RX_FULL<br>Auto clear<br>0 = RX FIFO level is less than SPI_RX_TL+1<br>1 = RX FIFO level is more or equal to SPI_RX_TL+1 | 0x0   |
| 0   | R    | SPI_STATUS_TX_EMPTY<br>Auto clear<br>0 = TX FIFO level is larger than SPI_TX_TL<br>1 = TX FIFO level is less or equal to SPI_TX_TL  | 0x1   |

Table 318: **SPI\_FIFO\_STATUS\_REG** (0x50001218)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15   | R    | SPI_TRANSACTION_ACTIVE<br>In Master mode<br>0 = SPI transaction is inactive<br>1 = SPI transaction is active   | 0x0   |
| 14   | R    | SPI_RX_FIFO_OVFL<br>When 1, receive data is not written to FIFO because FIFO is full and interrupt is generated. It clears with SPI_CTRL_REG.SPI_FIFO_RESET. | 0x0   |
| 13   | R    | SPI_STATUS_TX_FULL<br>0 = TX FIFO is not full<br>1 = TX FIFO is full   | 0x0   |
| 12   | R    | SPI_STATUS_RX_EMPTY<br>0 = RX FIFO is not empty<br>1 = RX FIFO is empty  | 0x1   |
| 11:6 | R    | SPI_TX_FIFO_LEVEL<br>Gives the number of bytes in TX FIFO  | 0x0   |
| 5:0  | R    | SPI_RX_FIFO_LEVEL<br>Gives the number of bytes in RX FIFO  | 0x0   |

Table 319: **SPI\_FIFO\_READ\_REG (0x5000121C)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:0 | R    | SPI_FIFO_READ<br>Read from RX FIFO Read access is permit only if SPI_STATUS_RX_EMPTY = 0.<br>Returns the 16 LSB. | 0x0   |

Table 320: **SPI\_FIFO\_WRITE\_REG (0x50001220)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:0 | R0/W | SPI_FIFO_WRITE<br>Write to TX FIFO. Write access is permit only if SPI_STATUS_TX_FULL is 0. | 0x0   |

Table 321: **SPI\_CS\_CONFIG\_REG (0x50001224)**

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 2:0 | R/W  | SPI_CS_SELECT<br>Control the cs output in Master mode<br>0 = None slave device selected<br>1 = Selected slave device connected to GPIO with FUNC_MODE = SPI_CS0<br>2 = Selected slave device connected to GPIO with FUNC_MODE = SPI_CS1<br>4 = Selected slave device connected to GPIO with FUNC_MODE = GPIO | 0x0   |

Table 322: **SPI\_FIFO\_HIGH\_REG (0x50001228)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:0 | R/W  | SPI_FIFO_HIGH<br>RX/TX FIFO data. 16 MSb when SPI word is larger than 16 bits.<br>This register has to be written before SPI_FIFO_WRITE_REG.<br>This register has to be read after SPI_FIFO_READ_REG. | 0x0   |

Table 323: **SPI\_TXBUFFER\_FORCE\_L\_REG (0x5000122C)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:0 | W    | SPI_TXBUFFER_FORCE_L<br>Write directly the TX buffer (2 LSB). It must be used only in Slave mode. | 0x0   |

Table 324: **SPI\_TXBUFFER\_FORCE\_H\_REG (0x50001230)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:0 | W    | SPI_TXBUFFER_FORCE_H<br>Write directly the TX buffer (2 MSB). It must be used only in Slave mode.<br>This register has to be written before SPI_FIFO_WRITE_REG. | 0x0   |

Table 325: **SPI\_PAUSE\_CTRL\_REG (0x50001234)**

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 12  | R/W  | SPI_PAUSE_DATA_RDY_IS_MISO<br>0 = Data ready is the signal from the PPA | 0x0   |

## Bluetooth 5.3 SoC for Automotive Applications

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | 1 = DATA ready is the MISO signal   |       |
| 11  | R/W  | SPI_PAUSE_READY_ACTIVE_HIGH<br>0 = Ready input is active high (no gap is signal is low)<br>1 = Ready input is active low (no gap is signal is high)   | 0x0   |
| 10  | R/W  | SPI_PAUSE_CLOCK_EN<br>In case SPI_PAUSE_EN = 1<br>Enable pause transaction based on programable delay (SPI_PAUSE_CLOCKS)<br>Note: Can be combined with SPI_PAUSE_DATA_READY_EN  | 0x0   |
| 9   | R/W  | SPI_PAUSE_DATA_READY_EN<br>In case SPI_PAUSE_EN = 1<br>Enable pause transaction based on external signal. Its polarity is defined by the SPI_PAUSE_READY_ACTIVE_HIGH<br>Note: Can be combined with SPI_PAUSE_CLOCK_EN | 0x0   |
| 8   | R/W  | SPI_PAUSE_EN<br>Pause transaction inserts gap between SPI words (only in Master mode and SPI_TX_EN=1).<br>0 = SPI pause transaction is disabled<br>1 = SPI pause transaction is enabled                               | 0x0   |
| 7:0 | R/W  | SPI_PAUSE_CLOCKS<br>Defines the gap period in number of SPI clock cycles minus one  | 0x0   |

## 31.16 Timer and Triple PWM Registers

**Table 326: Register map Timer+3PWM**

| Address    | Register             | Description                           |
|------------|----------------------|---------------------------------------|
| 0x50003400 | TIMER0_CTRL_REG      | Timer0 control register               |
| 0x50003402 | TIMER0_ON_REG        | Timer0 on control register            |
| 0x50003404 | TIMER0_RELOAD_M_REG  | 16 bits reload value for Timer0       |
| 0x50003406 | TIMER0_RELOAD_N_REG  | 16 bits reload value for Timer0       |
| 0x50003408 | TRIPLE_PWM_FREQUENCY | Frequency for PWM 2, 3, 4, 5, 6 and 7 |
| 0x5000340a | PWM2_START_CYCLE     | Defines start Cycle for PWM2          |
| 0x5000340c | PWM3_START_CYCLE     | Defines start Cycle for PWM3          |
| 0x5000340e | PWM4_START_CYCLE     | Defines start Cycle for PWM4          |
| 0x50003410 | PWM5_START_CYCLE     | Defines start Cycle for PWM5          |
| 0x50003412 | PWM6_START_CYCLE     | Defines start Cycle for PWM6          |
| 0x50003414 | PWM7_START_CYCLE     | Defines start Cycle for PWM7          |
| 0x50003416 | PWM2_END_CYCLE       | Defines end Cycle for PWM2            |
| 0x50003418 | PWM3_END_CYCLE       | Defines end Cycle for PWM3            |
| 0x5000341a | PWM4_END_CYCLE       | Defines end Cycle for PWM4            |
| 0x5000341c | PWM5_END_CYCLE       | Defines end Cycle for PWM5            |
| 0x5000341e | PWM6_END_CYCLE       | Defines end Cycle for PWM6            |
| 0x50003420 | PWM7_END_CYCLE       | Defines end Cycle for PWM7            |
| 0x50003422 | TRIPLE_PWM_CTRL_REG  | PWM 2, 3, 4, 5, 6, 7 Control          |

**Table 327: TIMER0\_CTRL\_REG (0x50003400)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:4 | -    | -<br>Reserved  | 0x0   |
| 3    | R/W  | PWM_MODE<br>0 = PWM signals are 1 during high time.<br>1 = PWM signals send out the (fast) clock divided by 2 during high time. So it is in the range of 1 to 8 MHz.         | 0x0   |
| 2    | R/W  | TIM0_CLK_DIV<br>1 = Timer0 uses selected clock frequency as is.<br>0 = Timer0 uses selected clock frequency divided by 10.<br>Note that this applies only to the ON-counter. | 0x0   |
| 1    | R/W  | TIM0_CLK_SEL<br>1 = Timer0 uses 16, 8, 4, or 2 MHz (fast) clock frequency<br>0 = Timer0 uses LP clock  | 0x0   |
| 0    | R/W  | TIM0_CTRL<br>0 = Timer0 is off and in reset state<br>1 = Timer0 is running   | 0x0   |

Table 328: **TIMER0\_ON\_REG (0x50003402)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:0 | R/W  | TIM0_ON<br>Timer0 On reload value.<br>If read the actual ON-counter value is returned. | 0x0   |

Table 329: **TIMER0\_RELOAD\_M\_REG (0x50003404)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:0 | R/W  | TIM0_M<br>Timer0 "high" reload value.<br>If read, the actual T0-counter value is returned. | 0x0   |

Table 330: **TIMER0\_RELOAD\_N\_REG (0x50003406)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:0 | R/W  | TIM0_N<br>Timer0 "low" reload value.<br>If read, the actual T0-counter value is returned. | 0x0   |

Table 331: **TRIPLE\_PWM\_FREQUENCY (0x50003408)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 13:0 | R/W  | PWM_FREQ<br>Defines the frequency of PWM 2, 3, 4, 5, 6, and 7. PWM freq = module Frequency/(value+1)<br>Module frequency is LP_CLK when TRIPLE_PWM_CLK_SEL = 0, else is the sys_clk divided by TMR_DI. | 0x0   |

Table 332: **PWM2\_START\_CYCLE (0x5000340A)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 13:0 | R/W  | START_CYCLE<br>Defines the cycle in which the PWM becomes high. If start_cycle is larger than freq or end_cycle is equal to start_cycle, pwm out is always 0. | 0x0   |

Table 333: **PWM3\_START\_CYCLE (0x5000340C)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 13:0 | R/W  | START_CYCLE<br>Defines the cycle in which the PWM becomes high. If start_cycle is larger than freq or end_cycle is equal to start_cycle, pwm out is always 0. | 0x0   |

Table 334: **PWM4\_START\_CYCLE (0x5000340E)**

| Bit  | Mode | Symbol/Description | Reset |
|------|------|--------------------|-------|
| 13:0 | R/W  | START_CYCLE        | 0x0   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
|     |      | Defines the cycle in which the PWM becomes high. If start_cycle is larger than freq or end_cycle is equal to start_cycle, pwm out is always 0. |       |

Table 335: **PWM5\_START\_CYCLE (0x50003410)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 13:0 | R/W  | START_CYCLE<br>Defines the cycle in which the PWM becomes high. If start_cycle is larger than freq or end_cycle is equal to start_cycle, pwm out is always 0. | 0x0   |

Table 336: **PWM6\_START\_CYCLE (0x50003412)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 13:0 | R/W  | START_CYCLE<br>Defines the cycle in which the PWM becomes high. If start_cycle is larger than freq or end_cycle is equal to start_cycle, pwm out is always 0. | 0x0   |

Table 337: **PWM7\_START\_CYCLE (0x50003414)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 13:0 | R/W  | START_CYCLE<br>Defines the cycle in which the PWM becomes high. if start_cycle is larger than freq or end_cycle is equal to start_cycle, pwm out is always 0. | 0x0   |

Table 338: **PWM2\_END\_CYCLE (0x50003416)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 13:0 | R/W  | END_CYCLE<br>Defines the cycle in which the PWM becomes low. If end_cycle is larger than freq and start_cycle is not larger than freq, output is always 1. | 0x0   |

Table 339: **PWM3\_END\_CYCLE (0x50003418)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 13:0 | R/W  | END_CYCLE<br>Defines the cycle in which the PWM becomes low. If end_cycle is larger than freq and start_cycle is not larger than freq, output is always 1. | 0x0   |

Table 340: **PWM4\_END\_CYCLE (0x5000341A)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 13:0 | R/W  | END_CYCLE<br>Defines the cycle in which the PWM becomes low. If end_cycle is larger than freq and start_cycle is not larger than freq, output is always 1. | 0x0   |

Table 341: **PWM5\_END\_CYCLE (0x5000341C)**

| Bit  | Mode | Symbol/Description | Reset |
|------|------|--------------------|-------|
| 13:0 | R/W  | END_CYCLE          | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | Defines the cycle in which the PWM becomes low. If end_cycle is larger than freq and start_cycle is not larger than freq, output is always 1. |       |

Table 342: PWM6\_END\_CYCLE (0x5000341E)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 13:0 | R/W  | END_CYCLE<br>Defines the cycle in which the PWM becomes low. If end_cycle is larger than freq and start_cycle is not larger than freq, output is always 1. | 0x0   |

Table 343: PWM7\_END\_CYCLE (0x50003420)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 13:0 | R/W  | END_CYCLE<br>Defines the cycle in which the PWM becomes low. If end_cycle is larger than freq and start_cycle is not larger than freq, output is always 1. | 0x0   |

Table 344: TRIPLE\_PWM\_CTRL\_REG (0x50003422)

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 3   | R/W  | TRIPLE_PWM_CLK_SEL<br>1 = Timer2 uses 16, 8, 4, or 2 MHz (fast) clock frequency<br>0 = Timer2 uses LP clock | 0x0   |
| 2   | R/W  | HW_PAUSE_EN<br>1 = Hardware can pause PWM 2, 3, 4, 5, 6, 7  | 0x1   |
| 1   | R/W  | SW_PAUSE_EN<br>1 = PWM 2 3 4 5 6 7 are paused   | 0x0   |
| 0   | R/W  | TRIPLE_PWM_ENABLE<br>1 = Enable PWM 2 3 4 5 6 7   | 0x0   |

## 31.17 Timer1 Registers

Table 345: Register map Timer1

| Address    | Register                 | Description                     |
|------------|--------------------------|---------------------------------|
| 0x50004000 | TIMER1_CTRL_REG          | Timer1 control register         |
| 0x50004004 | TIMER1_CAPTURE_REG       | Timer1 Capture control register |
| 0x50004008 | TIMER1_STATUS_REG        | Timer1 counter value            |
| 0x5000400c | TIMER1_CAPCNT1_VALUE_REG | Timer1 value for event on GPIO1 |
| 0x50004010 | TIMER1_CAPCNT2_VALUE_REG | Timer1 value for event on GPIO2 |
| 0x50004014 | TIMER1_CLR_EVENT_REG     | Clear event register            |

Table 346: TIMER1\_CTRL\_REG (0x50004000)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 16   | R/W  | TIMER1_CLK_EN<br>0 = Timer1 clock is disabled<br>1 = Timer1 clock is enabled  | 0x0   |
| 15   | R/W  | TIMER1_USE_SYS_CLK<br>0 = Timer1 use the clock LP clock<br>1 = Timer1 use the system clock  | 0x0   |
| 14   | R/W  | TIMER1_FREE_RUN_MODE_EN<br>Applicable when timer counts up<br>1 = Timer1 goes to zero when it reaches the max value<br>0 = Timer1 goes to zero when it reaches the reload value | 0x0   |
| 13   | R/W  | TIMER1_IRQ_EN<br>0 = Timer1 IRQ masked<br>1 = Timer1 IRQ unmasked   | 0x0   |
| 12   | R/W  | TIMER1_COUNT_DOWN_EN<br>0 = Timer1 counts up<br>1 = Timer1 counts down  | 0x0   |
| 11   | R/W  | TIMER1_ENABLE<br>0 = Timer1 disabled<br>1 = Timer1 enabled  | 0x0   |
| 10:0 | R/W  | TIMER1_RELOAD<br>Reload or max value in timer mode. Actual delay is the register value plus synchronization time (3 clock cycles)   | 0x0   |

Table 347: TIMER1\_CAPTURE\_REG (0x50004004)

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 27  | R/W  | TIMER1_IN2_STAMP_TYPE<br>0 = On each event store the counter value<br>1 = On each event store the RTC time stamp | 0x0   |

| Bit   | Mode | Symbol/Description   | Reset |
|-------|------|--|-------|
| 26:21 | R/W  | TIMER1_IN2_PERIOD_MAX<br>Gives the number of periods +1 of IN2, in which module counts   | 0x0   |
| 20    | R/W  | TIMER1_IN2_IRQ_EN<br>1 = Interrupt is generated when capture is occurred or was counted<br>TIMER1_IN2_PERIOD_MAX<br>0 = Interrupt is masked            | 0x0   |
| 19    | R/W  | TIMER1_IN2_COUNT_EN<br>0 = Capture mode<br>1 = Count mode  | 0x0   |
| 18    | R/W  | TIMER1_IN2_EVENT_FALL_EN<br>0 = Rising edge event<br>1 = Falling edge event<br>It should be written when TIMER1_GPIO2_CONF = 0 to prevent false events | 0x0   |
| 17:14 | R/W  | TIMER1_GPIO2_CONF<br>0,13,14,15 = IN2 is not used<br>1..12 = Defines the P0 pin (0..11) module uses as IN2   | 0x0   |
| 13    | R/W  | TIMER1_IN1_STAMP_TYPE<br>0 = On each event store the counter value<br>1 = On each event store the RTC time stamp                                       | 0x0   |
| 12:7  | R/W  | TIMER1_IN1_PERIOD_MAX<br>Gives the number of periods +1 of IN1, in which module counts   | 0x0   |
| 6     | R/W  | TIMER1_IN1_IRQ_EN<br>1 = Interrupt is generated when capture is occurred or was counted<br>TIMER1_IN1_PERIOD_MAX<br>0 = Interrupt is masked            | 0x0   |
| 5     | R/W  | TIMER1_IN1_COUNT_EN<br>0 = Capture mode<br>1 = Count mode  | 0x0   |
| 4     | R/W  | TIMER1_IN1_EVENT_FALL_EN<br>0 = Rising edge event<br>1 = Falling edge event<br>It should be written when TIMER1_GPIO1_CONF = 0 to prevent false events | 0x0   |
| 3:0   | R/W  | TIMER1_GPIO1_CONF<br>0,13,14,15 = IN1 is not used<br>1..12 = Defines the P0 pin (0..11) module uses as IN1   | 0x0   |

Table 348: **TIMER1\_STATUS\_REG (0x50004008)**

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 15  | R    | TIMER1_IN2_OVRFLW<br>1 = New IN2 event occurred while Interrupt was pending.<br>TIMER1_CAPCNT2_VALUE_REG gives the time stamp of the first event. | 0x0   |
| 14  | R    | TIMER1_IN1_OVRFLW<br>1 = New IN1 event occurred while Interrupt was pending.  | 0x0   |

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
|      |      | TIMER1_CAPCNT1_VALUE_REG gives the time stamp of the first event.  |       |
| 13   | R    | TIMER1_IN2_EVENT<br>1 = Pending Capture 2 interrupt. It has to be clear writing 1 to<br>TIMER1_CLR_IN2_EVENT | 0x0   |
| 12   | R    | TIMER1_IN1_EVENT<br>1 = Pending Capture 1 interrupt. It has to be clear writing 1 to<br>TIMER1_CLR_IN1_EVENT | 0x0   |
| 11   | R    | TIMER1_TIMER_EVENT<br>1 = Pending Timer interrupt. it has to be clear writing 1 to<br>TIMER1_CLR_TIMER_EVENT | 0x0   |
| 10:0 | R    | TIMER1_TIMER_VALUE<br>Gives the current timer value  | 0x0   |

Table 349: **TIMER1\_CAPCNT1\_VALUE\_REG (0x5000400C)**

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
| 21:11 | R    | TIMER1_CAPCNT1_RTC_HIGH<br>In Counter mode: Not used<br>In Capture mode: Gives the RTC time stamp (high part) when an IN1 event was<br>occurred   | 0x0   |
| 10:0  | R    | TIMER1_CAPCNT1_VALUE<br>In Counter mode: Gives the number of timer clock cycles minus 1 which was<br>measured during TIMER1_IN1_PERIOD_MAX periods of IN1<br>In Capture mode (TIMER1_IN1_STAMP_TYPE = 0): Gives the Counter value<br>when an IN1 event was occurred<br>In Capture mode (TIMER1_IN1_STAMP_TYPE = 1): Gives the RTC time stamp<br>(low part) when an IN1 event was occurred | 0x0   |

Table 350: **TIMER1\_CAPCNT2\_VALUE\_REG (0x50004010)**

| Bit   | Mode | Symbol/Description  | Reset |
|-------|------|---|-------|
| 21:11 | R    | TIMER1_CAPCNT2_RTC_HIGH<br>In Counter mode: Not used<br>In Capture mode Gives the RTC time stamp (high part) when an IN2 event was<br>occurred  | 0x0   |
| 10:0  | R    | TIMER1_CAPCNT2_VALUE<br>In Counter mode: Gives the number of timer clock cycles minus 1 which was<br>measured during TIMER1_IN2_PERIOD_MAX periods of IN2<br>In Capture mode (TIMER1_IN2_STAMP_TYPE = 0): Gives the Counter value<br>when an IN2 event was occurred<br>In Capture mode (TIMER1_IN2_STAMP_TYPE = 1): Gives the RTC time stamp<br>(low part) when an IN2 event was occurred | 0x0   |

Table 351: **TIMER1\_CLR\_EVENT\_REG (0x50004014)**

| Bit | Mode  | Symbol/Description  | Reset |
|-----|-------|---|-------|
| 2   | R0/WC | TIMER1_CLR_IN2_EVENT<br>Write 1 to clear the TIMER1_IN2_EVENT and TIMER1_IN2_OVRFLW | 0x0   |

| Bit | Mode  | Symbol/Description  | Reset |
|-----|-------|---|-------|
| 1   | R0/WC | TIMER1_CLR_IN1_EVENT  | 0x0   |
|     |       | Write 1 to clear the TIMER1_IN1_EVENT and TIMER1_IN1_OVRFLW |       |
| 0   | R0/WC | TIMER1_CLR_TIMER_EVENT                                      | 0x0   |
|     |       | Write 1 to clear the TIMER1_TIMER_EVENT                     |       |

## 31.18 UART Interface Registers

Table 352: Register map UART

| Address    | Register             | Description   |
|------------|----------------------|---|
| 0x50001000 | UART_RBR_THR_DLL_REG | Receive Buffer Register/Transmit Holding Register/Divisor Latch Low |
| 0x50001004 | UART_IER_DLH_REG     | Interrupt Enable Register/Divisor Latch High                        |
| 0x50001008 | UART_IIR_FCR_REG     | Interrupt Identification Register/FIFO Control Register             |
| 0x5000100c | UART_LCR_REG         | Line Control Register   |
| 0x50001010 | UART_MCR_REG         | Modem Control Register  |
| 0x50001014 | UART_LSR_REG         | Line Status Register  |
| 0x50001018 | UART_MSR_REG         | Modem Status Register   |
| 0x5000101c | UART_SCR_REG         | Scratchpad Register   |
| 0x50001030 | UART_SRBR_STHR0_REG  | Shadow Receive/Transmit Buffer Register                             |
| 0x50001034 | UART_SRBR_STHR1_REG  | Shadow Receive/Transmit Buffer Register                             |
| 0x50001038 | UART_SRBR_STHR2_REG  | Shadow Receive/Transmit Buffer Register                             |
| 0x5000103c | UART_SRBR_STHR3_REG  | Shadow Receive/Transmit Buffer Register                             |
| 0x50001040 | UART_SRBR_STHR4_REG  | Shadow Receive/Transmit Buffer Register                             |
| 0x50001044 | UART_SRBR_STHR5_REG  | Shadow Receive/Transmit Buffer Register                             |
| 0x50001048 | UART_SRBR_STHR6_REG  | Shadow Receive/Transmit Buffer Register                             |
| 0x5000104c | UART_SRBR_STHR7_REG  | Shadow Receive/Transmit Buffer Register                             |
| 0x50001050 | UART_SRBR_STHR8_REG  | Shadow Receive/Transmit Buffer Register                             |
| 0x50001054 | UART_SRBR_STHR9_REG  | Shadow Receive/Transmit Buffer Register                             |
| 0x50001058 | UART_SRBR_STHR10_REG | Shadow Receive/Transmit Buffer Register                             |
| 0x5000105c | UART_SRBR_STHR11_REG | Shadow Receive/Transmit Buffer Register                             |
| 0x50001060 | UART_SRBR_STHR12_REG | Shadow Receive/Transmit Buffer Register                             |
| 0x50001064 | UART_SRBR_STHR13_REG | Shadow Receive/Transmit Buffer Register                             |
| 0x50001068 | UART_SRBR_STHR14_REG | Shadow Receive/Transmit Buffer Register                             |
| 0x5000106c | UART_SRBR_STHR15_REG | Shadow Receive/Transmit Buffer Register                             |
| 0x50001070 | UART_FAR_REG         | FIFO Access Register  |
| 0x5000107c | UART_USR_REG         | UART Status Register  |
| 0x50001080 | UART_TFL_REG         | Transmit FIFO Level   |

| Address    | Register              | Description   |
|------------|-----------------------|---|
| 0x50001084 | UART_RFL_REG          | Receive FIFO Level  |
| 0x50001088 | UART_SRR_REG          | Software Reset Register   |
| 0x5000108c | UART_SRTS_REG         | Shadow Request to Send  |
| 0x50001090 | UART_SBCR_REG         | Shadow Break Control Register                                       |
| 0x50001094 | UART_SDMAM_REG        | Shadow DMA Mode   |
| 0x50001098 | UART_SFE_REG          | Shadow FIFO Enable  |
| 0x5000109c | UART_SRT_REG          | Shadow RCVR Trigger   |
| 0x500010a0 | UART_STET_REG         | Shadow TX Empty Trigger   |
| 0x500010a4 | UART_HTX_REG          | Halt TX   |
| 0x500010a8 | UART_DMASA_REG        | DMA Software Acknowledge  |
| 0x500010c0 | UART_DLF_REG          | Divisor Latch Fraction Register                                     |
| 0x500010f8 | UART_UCV_REG          | Component Version   |
| 0x500010fa | UART_UCV_HIGH_REG     | Component Version   |
| 0x500010fc | UART_CTR_REG          | Component Type Register   |
| 0x500010fe | UART_CTR_HIGH_REG     | Component Type Register   |
| 0x50001100 | UART2_RBR_THR_DLL_REG | Receive Buffer Register/Transmit Holding Register/Divisor Latch Low |
| 0x50001104 | UART2_IER_DLH_REG     | Interrupt Enable Register/Divisor Latch High                        |
| 0x50001108 | UART2_IIR_FCR_REG     | Interrupt Identification Register/FIFO Control Register             |
| 0x5000110c | UART2_LCR_REG         | Line Control Register   |
| 0x50001110 | UART2_MCR_REG         | Modem Control Register  |
| 0x50001114 | UART2_LSR_REG         | Line Status Register  |
| 0x5000111c | UART2_SCR_REG         | Scratchpad Register   |
| 0x50001130 | UART2_SRBR_STHR0_REG  | Shadow Receive/Transmit Buffer Register                             |
| 0x50001134 | UART2_SRBR_STHR1_REG  | Shadow Receive/Transmit Buffer Register                             |
| 0x50001138 | UART2_SRBR_STHR2_REG  | Shadow Receive/Transmit Buffer Register                             |
| 0x5000113c | UART2_SRBR_STHR3_REG  | Shadow Receive/Transmit Buffer Register                             |
| 0x50001140 | UART2_SRBR_STHR4_REG  | Shadow Receive/Transmit Buffer Register                             |
| 0x50001144 | UART2_SRBR_STHR5_REG  | Shadow Receive/Transmit Buffer Register                             |
| 0x50001148 | UART2_SRBR_STHR6_REG  | Shadow Receive/Transmit Buffer Register                             |
| 0x5000114c | UART2_SRBR_STHR7_REG  | Shadow Receive/Transmit Buffer Register                             |
| 0x50001150 | UART2_SRBR_STHR8_REG  | Shadow Receive/Transmit Buffer Register                             |
| 0x50001154 | UART2_SRBR_STHR9_REG  | Shadow Receive/Transmit Buffer Register                             |
| 0x50001158 | UART2_SRBR_STHR10_REG | Shadow Receive/Transmit Buffer Register                             |

| Address    | Register              | Description                             |
|------------|-----------------------|---|
| 0x5000115c | UART2_SRBR_STHR11_REG | Shadow Receive/Transmit Buffer Register |
| 0x50001160 | UART2_SRBR_STHR12_REG | Shadow Receive/Transmit Buffer Register |
| 0x50001164 | UART2_SRBR_STHR13_REG | Shadow Receive/Transmit Buffer Register |
| 0x50001168 | UART2_SRBR_STHR14_REG | Shadow Receive/Transmit Buffer Register |
| 0x5000116c | UART2_SRBR_STHR15_REG | Shadow Receive/Transmit Buffer Register |
| 0x50001170 | UART2_FAR_REG         | FIFO Access Register                    |
| 0x5000117c | UART2_USR_REG         | UART Status Register                    |
| 0x50001180 | UART2_TFL_REG         | Transmit FIFO Level                     |
| 0x50001184 | UART2_RFL_REG         | Receive FIFO Level                      |
| 0x50001188 | UART2_SRR_REG         | Software Reset Register                 |
| 0x50001190 | UART2_SBCR_REG        | Shadow Break Control Register           |
| 0x50001194 | UART2_SDMAM_REG       | Shadow DMA Mode                         |
| 0x50001198 | UART2_SFE_REG         | Shadow FIFO Enable                      |
| 0x5000119c | UART2_SRT_REG         | Shadow RCVR Trigger                     |
| 0x500011a0 | UART2_STET_REG        | Shadow TX Empty Trigger                 |
| 0x500011a4 | UART2_HTX_REG         | Halt TX                                 |
| 0x500011a8 | UART2_DMASA_REG       | DMA Software Acknowledge                |
| 0x500011c0 | UART2_DLF_REG         | Divisor Latch Fraction Register         |
| 0x500011f8 | UART2_UCV_REG         | Component Version                       |
| 0x500011fa | UART2_UCV_HIGH_REG    | Component Version                       |
| 0x500011fc | UART2_CTR_REG         | Component Type Register                 |
| 0x500011fe | UART2_CTR_HIGH_REG    | Component Type Register                 |

Table 353: UART\_RBR\_THR\_DLL\_REG (0x50001000)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:8 | -    | -<br>Reserved   | 0x0   |
| 7:0  | R/W  | RBR_THR_DLL<br><b>Receive Buffer Register: (RBR).</b><br>This register contains the data byte received on the serial input port (sin) in UART mode. The data in this register is valid only if the Data Ready (DR) bit in the Line status Register (LSR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must be read before the next data arrives, otherwise, it will be overwritten, resulting in an overrun error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO will be preserved but any incoming data will be lost. An overrun error will also occur.<br><b>Transmit Holding Register: (THR)</b> | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | <p>This register contains data to be transmitted on the serial output port (sout) in UART mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If FIFOs are disabled (FCR[0] set to zero) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] set to one) and THRE is set, 16 number of characters of data may be written to the THR before the FIFO is full. Any attempt to write data when the FIFO is full results in the write data being lost.</p> <p><b>Divisor Latch (Low): (DLL)</b></p> <p>This register makes up the lower 8-bits of a 16-bit, read/write, Divisor Latch register that contains the baud rate divisor for the UART. This register may only be accessed when the DLAB bit (LCR[7]) is set. The output baud rate is equal to the serial clock (sclk) frequency divided by sixteen times the value of the baud rate divisor, as follows:</p> $\text{baud rate} = (\text{serial clock freq}) / (16 * \text{divisor})$ <p>Note that with the Divisor Latch Registers (DLL and DLH) set to zero, the baud clock is disabled and no serial communications occur. Also, when the Divisor Latch is set, at least eight clock cycles of the slowest UART clock should be allowed to pass before transmitting or receiving data.</p> <p>For the Divisor Latch (High) bits, see the UART_IER_DLH_REG register.</p> |       |

Table 354: UART\_IER\_DLH\_REG (0x50001004)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:8 | -    | -<br>Reserved   | 0x0   |
| 7    | R/W  | <p>PTIME_dlh7</p> <p><b>Interrupt Enable Register: PTIME</b>, Programmable THRE Interrupt Mode Enable. This is used to enable/disable the generation of THRE Interrupt.</p> <p>0 = Disabled<br/>1 = Enabled</p> <p><b>Divisor Latch (High): DLH7</b>, Bit 7 of the upper part of a 16-bit, read/write, Divisor Latch register that contains the baud rate divisor for the UART. This register may be accessed only when the DLAB bit (LCR[7]) is set. See the UART_RBR_THR_DLL_REG register.</p>  | 0x0   |
| 6:4  | R/W  | <p>dlh6_4</p> <p><b>Divisor Latch (High): DLH6 to DLH4</b>, Bits 6 to 4 of the upper part of a 16-bit, read/write, Divisor Latch register that contains the baud rate divisor for the UART. This register may be accessed only when the DLAB bit (LCR[7]) is set, otherwise, this field is reserved. See the UART_RBR_THR_DLL_REG register.</p>   | 0x0   |
| 3    | R/W  | <p>EDSSI_dlh3</p> <p><b>Interrupt Enable Register: EDSSI</b>, Enable Modem Status Interrupt. This is used to enable/disable the generation of Modem Status Interrupt. This is the fourth highest priority interrupt.</p> <p>0 = Disabled<br/>1 = Enabled</p> <p><b>Divisor Latch (High): DLH3</b>, Bit 3 of the upper part of a 16-bit, read/write, Divisor Latch register that contains the baud rate divisor for the UART. This register may be accessed only when the DLAB bit (LCR[7]) is set. See the UART_RBR_THR_DLL_REG register.</p> | 0x0   |
| 2    | R/W  | ELSI_dhl2   | 0x0   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
|     |      | <p><b>Interrupt Enable Register: ELSI</b>, Enable Receiver Line Status Interrupt. This is used to enable/disable the generation of Receiver Line Status Interrupt. This is the highest priority interrupt.</p> <p>0 = Disabled<br/>1 = Enabled</p> <p><b>Divisor Latch (High): DLH2</b>, Bit 2 of the upper part of a 16-bit, read/write, Divisor Latch register that contains the baud rate divisor for the UART. This register may be accessed only when the DLAB bit (LCR[7]) is set. See the UART_RBR_THR_DLL_REG register.</p>  |       |
| 1   | R/W  | <p>ETBEI_dlh1</p> <p><b>Interrupt Enable Register: ETBEI</b>, Enable Transmit Holding Register Empty Interrupt. This is used to enable/disable the generation of Transmitter Holding Register Empty Interrupt. This is the third highest priority interrupt.</p> <p>0 = Disabled<br/>1 = Enabled</p> <p><b>Divisor Latch (High): DLH1</b>, Bit 1 of the upper part of a 16-bit, read/write, Divisor Latch register that contains the baud rate divisor for the UART. This register may be accessed only when the DLAB bit (LCR[7]) is set. See the UART_RBR_THR_DLL_REG register.</p>  | 0x0   |
| 0   | R/W  | <p>ERBFI_dlh0</p> <p><b>Interrupt Enable Register: ERBFI</b>, Enable Received Data Available Interrupt. This is used to enable/disable the generation of Received Data Available Interrupt and the Character Timeout Interrupt (if in FIFO mode and FIFOs enabled). These are the second highest priority interrupts.</p> <p>0 = Disabled<br/>1 = Enabled</p> <p><b>Divisor Latch (High): DLH0</b>, Bit 0 of the upper part of a 16-bit, read/write, Divisor Latch register that contains the baud rate divisor for the UART. This register may be accessed only when the DLAB bit (LCR[7]) is set. See the UART_RBR_THR_DLL_REG register.</p> | 0x0   |

Table 355: **UART\_IIR\_FCR\_REG (0x50001008)**

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 7:6 | R/W  | <p>UART_FIFOSE_RT</p> <p>On read</p> <p>FIFOs Enabled (or FIFOSE): This is used to indicate whether the FIFOs are enabled or disabled.</p> <p>00 = Disabled<br/>11 = Enabled</p> <p>On write</p> <p>RCVR Trigger (or RT): This is used to select the trigger level in the receiver FIFO at which the Received Data Available Interrupt is generated. In auto flow control mode, it is used to determine when the rts_n signal is deasserted. It also determines when the dma_rx_req_n signal is asserted when in certain modes of operation. The following trigger levels are supported:</p> <p>00 = 1 character in the FIFO<br/>01 = FIFO 1/4 full<br/>10 = FIFO 1/2 full<br/>11 = FIFO 2 less than full</p> | 0x0   |
| 5:4 | R0/W | UART_TET  | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | <p>On read</p> <p>Reserved</p> <p>On Write</p> <p>TX Empty Trigger (or TET): This is used to select the empty threshold level at which the THRE Interrupts are generated when the mode is active. It also determines when the dma_tx_req_n signal is asserted when in certain modes of operation. The following trigger levels are supported:</p> <p>00 = FIFO empty</p> <p>01 = 2 characters in the FIFO</p> <p>10 = FIFO 1/4 full</p> <p>11 = FIFO 1/2 full</p>   |       |
| 3   | R/W  | <p><b>UART_IID3_DMAM</b></p> <p>On Read (Bit3)</p> <p>Interrupt ID (or IID): This indicates the highest priority pending interrupt which can be one of the following types:</p> <p>0001 = No interrupt pending</p> <p>0010 = THR empty</p> <p>0100 = Received data available</p> <p>0110 = Receiver line status</p> <p>0111 = Busy detect</p> <p>1100 = Character timeout</p> <p>On Write</p> <p>DMA Mode (or DMAM): This determines the DMA signalling mode used for the dma_tx_req_n and dma_rx_req_n output signals.</p> <p>0 = Mode 0</p> <p>1 = Mode 1</p>   | 0x0   |
| 2   | R/W  | <p><b>UART_IID2_XFIFOR</b></p> <p>On Read (Bit2)</p> <p>Interrupt ID (or IID): This indicates the highest priority pending interrupt which can be one of the following types:</p> <p>0001 = No interrupt pending</p> <p>0010 = THR empty</p> <p>0100 = Received data available</p> <p>0110 = Receiver line status</p> <p>0111 = Busy detect</p> <p>1100 = Character timeout</p> <p>On Write</p> <p>XMIT FIFO Reset (or XFIFOR): This resets the control portion of the transmit FIFO and treats the FIFO as empty. Note that this bit is "self-clearing" and it is not necessary to clear this bit.</p> | 0x0   |
| 1   | R/W  | <p><b>UART_IID1_RFIFOE</b></p> <p>On Read (Bit1)</p> <p>Interrupt ID (or IID): This indicates the highest priority pending interrupt which can be one of the following types:</p> <p>0001 = No interrupt pending</p> <p>0010 = THR empty</p> <p>0100 = Received data available</p> <p>0110 = Receiver line status</p> <p>0111 = Busy detect</p>   | 0x0   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
|     |      | 1100 = Character timeout<br>On Write<br>RCVR FIFO Reset (or RFIFOR): This resets the control portion of the receive FIFO and treats the FIFO as empty. Note that this bit is "self-clearing" and it is not necessary to clear this bit.  |       |
| 0   | R/W  | <b>UART_IID0_FIFOE</b><br>On Read (Bit0)<br>Interrupt ID (or IID): This indicates the highest priority pending interrupt which can be one of the following types:<br>0001 = No interrupt pending<br>0010 = THR empty<br>0100 = Received data available<br>0110 = Receiver line status<br>0111 = Busy detect<br>1100 = Character timeout<br>On Write<br>FIFO Enable (or FIFOE): This enables/disables the transmit (XMIT) and receive (RCVR) FIFOs. Whenever the value of this bit is changed both the XMIT and RCVR controller portion of FIFOs are reset. | 0x1   |

Table 356: **UART\_LCR\_REG (0x5000100C)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:8 | -    | -<br>Reserved   | 0x0   |
| 7    | R/W  | <b>UART_DLAB</b><br>Divisor Latch Access Bit. Writeable only when UART is not busy (USR[0] is zero). This bit is used to enable reading and writing of the Divisor Latch register (DLL and DLH) to set the baud rate of the UART.<br>This bit must be cleared after the initial baud rate setup to access other registers.  | 0x0   |
| 6    | R/W  | <b>UART_BC</b><br>Break Control Bit.<br>This is used to cause a break condition to be transmitted to the receiving device. If set to one, the serial output is forced to the spacing (logic 0) state. When not in Loopback mode, as determined by MCR[4], the sout line is forced low until the Break bit is cleared. If active (MCR[6] set to one) the sir_out_n line is continuously pulsed. When in Loopback mode, the break condition is internally looped back to the receiver and the sir_out_n line is forced low. | 0x0   |
| 5    | -    | -<br>Reserved   | 0x0   |
| 4    | R/W  | <b>UART_EPS</b><br>Even Parity Select. Writeable only when UART is not busy (USR[0] is zero). This is used to select between even and odd parity, when parity is enabled (PEN set to one). If set to one, an even number of logic 1 s is transmitted or checked. If set to zero, an odd number of logic 1 s is transmitted or checked.  | 0x0   |
| 3    | R/W  | <b>UART_PEN</b><br>Parity Enable. Writeable only when UART is not busy (USR[0] is zero)<br>This bit is used to enable and disable parity generation and detection in transmitted and received serial character respectively.  | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | 0 = Parity disabled<br>1 = Parity enabled   |       |
| 2   | R/W  | <b>UART_STOP</b><br>Number of stop bits. Writeable only when UART is not busy (USR[0] is zero).<br>This is used to select the number of stop bits per character that the peripheral transmits and receives. If set to zero, one stop bit is transmitted in the serial data.<br>If set to one and the data bits are set to 5 (LCR[1:0] set to zero), one and a half stop bits is transmitted. Otherwise, two stop bits are transmitted. Note that regardless of the number of stop bits selected, the receiver checks only the first stop bit.<br>0 = 1 stop bit<br>1 = 1.5 stop bits when DLS (LCR[1:0]) is zero, else 2 stop bit | 0x0   |
| 1:0 | R/W  | <b>UART_DLS</b><br>Data Length Select. Writeable only when UART is not busy (USR[0] is zero).<br>This is used to select the number of data bits per character that the peripheral transmits and receives. The number of bits that may be selected areas follows:<br>00 = 5 bits<br>01 = 6 bits<br>10 = 7 bits<br>11 = 8 bits  | 0x0   |

Table 357: **UART\_MCR\_REG (0x50001010)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:7 | -    | -<br>Reserved   | 0x0   |
| 6    | -    | -<br>Reserved   | 0x0   |
| 5    | R/W  | <b>UART_AFCE</b><br>Auto Flow Control Enable.<br>When FIFOs are enabled and the Auto Flow Control Enable (AFCE) bit is set, Auto Flow Control features are enabled.<br>0 = Auto Flow Control Mode disabled<br>1 = Auto Flow Control Mode enabled  | 0x0   |
| 4    | R/W  | <b>UART_LB</b><br>LoopBack Bit.<br>This is used to put the UART into a diagnostic mode for test purposes.<br>If operating in UART mode (SIR_MODE not active, MCR[6] set to zero), data on the sout line is held high, while serial data output is looped back to the sin line, internally. In this mode, all the interrupts are fully functional. Also, in Loopback mode, the modem control inputs (dsr_n, cts_n, ri_n, dcd_n) are disconnected and the modem control outputs (dtr_n, rts_n, out1_n, out2_n) are looped back to the inputs, internally.<br>If operating in Infrared mode (SIR_MODE active, MCR[6] set to one), data on the sir_out_n line is held low, while serial data output is inverted and looped back to the sir_in line. | 0x0   |
| 3    | -    | -<br>Reserved   | 0x0   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 2   | -    | -<br>Reserved  | 0x0   |
| 1   | R/W  | <p>UART_RTS</p> <p>Request to Send.</p> <p>This is used to directly control the Request to Send (rts_n) output. The Request To Send (rts_n) output is used to inform the modem or data set that the UART is ready to exchange data.</p> <p>When Auto RTS Flow Control is not enabled (MCR[5] set to zero), the rts_n signal is set low by programming MCR[1] (RTS) to a high. In Auto Flow Control, AFCE_MODE == Enabled and active (MCR[5] set to one) and FIFOs enable (FCR[0] set to one), the rts_n output is controlled in the same way, but is also gated with the receiver FIFO threshold trigger (rts_n is inactive high when above the threshold). The rts_n signal is deasserted when MCR[1] is set low.</p> <p>Note that in Loopback mode (MCR[4] set to one), the rts_n output is held inactive high while the value of this location is internally looped back to an input.</p> | 0x0   |
| 0   | -    | -<br>Reserved  | 0x0   |

Table 358: **UART\_LSR\_REG (0x50001014)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:8 | -    | -<br>Reserved  | 0x0   |
| 7    | R    | <p>UART_RFE</p> <p>Receiver FIFO Error bit.</p> <p>This bit is only relevant when FIFOs are enabled (FCR[0] set to one). This is used to indicate if there is at least one parity error, framing error, or break indication in the FIFO.</p> <p>0 = No error in RX FIFO<br/>1 = Error in RX FIFO</p> <p>This bit is cleared when the LSR is read and the character with the error is at the top of the receiver FIFO and there are no subsequent errors in the FIFO.</p>   | 0x0   |
| 6    | R    | <p>UART_TEMT</p> <p>Transmitter Empty bit.</p> <p>If FIFOs enabled (FCR[0] set to one), this bit is set whenever the Transmitter Shift Register and the FIFO are both empty. If FIFOs are disabled, this bit is set whenever the Transmitter Holding Register(THR) and the Transmitter Shift Register are both empty.</p>  | 0x1   |
| 5    | R    | <p>UART_THRE</p> <p>Transmit Holding Register Empty bit.</p> <p>If THRE mode is disabled (IER[7] set to zero) and regardless of FIFOs being implemented/enabled or not, this bit indicates that the THR or TX FIFO is empty.</p> <p>This bit is set whenever data is transferred from the THR or TX FIFO to the transmitter shift register and no new data has been written to the THR or TX FIFO. This also causes a THRE Interrupt to occur, if the THRE Interrupt is enabled. If both modes are active (IER[7] set to one and FCR[0] set to one respectively), the functionality is switched to indicate the transmitter FIFO is full, and no longer controls THRE interrupts, which are then controlled by the FCR[5:4] threshold setting.</p> | 0x1   |
| 4    | R    | UART_BI  | 0x0   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
|     |      | <p>Break Interrupt bit.</p> <p>This is used to indicate the detection of a break sequence on the serial input data. If in UART mode (SIR_MODE == Disabled), it is set whenever the serial input, sir_in, is held in a logic "0" state for longer than the sum of start time + data bits + parity + stop bits.</p> <p>If in infrared mode (SIR_MODE == Enabled), it is set whenever the serial input, sir_in, is continuously pulsed to logic "0" for longer than the sum of start time + data bits + parity + stop bits. A break condition on serial input causes one and only one character, consisting of all zeros, to be received by the UART.</p> <p>In FIFO mode, the character associated with the break condition is carried through the FIFO and is revealed when the character is at the top of the FIFO.</p> <p>Reading the LSR clears the BI bit. In non-FIFO mode, the BI indication occurs immediately and persists until the LSR is read.</p> |       |
| 3   | R    | <p><b>UART_FE</b></p> <p>Framing Error bit.</p> <p>This is used to indicate the occurrence of a framing error in the receiver. A framing error occurs when the receiver does not detect a valid STOP bit in the received data.</p> <p>In FIFO mode, because the framing error is associated with a character received, it is revealed when the character with the framing error is at the top of the FIFO.</p> <p>When a framing error occurs, the UART tries to resynchronize. It does this by assuming that the error was due to the start bit of the next character and then continues receiving the other bit, that is data, and/or parity and stop. It should be noted that the Framing Error (FE) bit (LSR[3]) is set if a break interrupt has occurred, as indicated by Break Interrupt (BI) bit (LSR[4]).</p> <p>0 = No framing error<br/>1 = Framing error</p> <p>Reading the LSR clears the FE bit.</p>  | 0x0   |
| 2   | R    | <p><b>UART_PE</b></p> <p>Parity Error bit.</p> <p>This is used to indicate the occurrence of a parity error in the receiver if the Parity Enable (PEN) bit (LCR[3]) is set.</p> <p>In the FIFO mode, because the parity error is associated with a character received, it is revealed when the character with the parity error arrives at the top of the FIFO.</p> <p>It should be noted that the Parity Error (PE) bit (LSR[2]) is set if a break interrupt has occurred, as indicated by Break Interrupt (BI) bit (LSR[4]).</p> <p>0 = No parity error<br/>1 = Parity error</p> <p>Reading the LSR clears the PE bit.</p>  | 0x0   |
| 1   | R    | <p><b>UART_OE</b></p> <p>Overrun error bit.</p> <p>This is used to indicate the occurrence of an overrun error.</p> <p>This occurs if a new data character was received before the previous data was read.</p> <p>In the non-FIFO mode, the OE bit is set when a new character arrives in the receiver before the previous character was read from the RBR. When this happens, the data in the RBR is overwritten. In the FIFO mode, an overrun error occurs when the FIFO is full and a new character arrives at the receiver. The data in the FIFO is retained and the data in the receive shift register is lost.</p> <p>0 = No overrun error<br/>1 = Overrun error</p> <p>Reading the LSR clears the OE bit.</p>   | 0x0   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 0   | R    | <p>UART_DR</p> <p>Data Ready bit.</p> <p>This is used to indicate that the receiver contains at least one character in the RBR or the receiver FIFO.</p> <p>0 = No data ready<br/>1 = Data ready</p> <p>This bit is cleared when the RBR is read in non-FIFO mode, or when the receiver FIFO is empty, in FIFO mode.</p> | 0x0   |

Table 359: **UART\_MSR\_REG (0x50001018)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:5 | -    | -<br>Reserved   | 0x0   |
| 4    | R    | <p>UART_CTS</p> <p>Clear to Send.</p> <p>This is used to indicate the current state of the modem control line cts_n. This bit is the complement of cts_n. When the Clear to Send input (cts_n) is asserted it is an indication that the modem or data set is ready to exchange data with the UART Ctrl.</p> <p>0 = cts_n input is deasserted (logic 1)<br/>1 = cts_n input is asserted (logic 0)</p> <p>In Loopback mode (MCR[4] = 1), CTS is the same as MCR[1] (RTS).</p> | 0x1   |
| 3:1  | -    | -<br>Reserved   | 0x0   |
| 0    | -    | -<br>Reserved   | 0x0   |

Table 360: **UART\_SCR\_REG (0x5000101C)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:8 | -    | -<br>Reserved  | 0x0   |
| 7:0  | R/W  | <p>UART_SCRATCH_PAD</p> <p>This register is for programmers to use as a temporary storage space. It has no defined purpose in the UART Ctrl.</p> | 0x0   |

Table 361: **UART\_SRBR\_STHR0\_REG (0x50001030)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:8 | -    | -<br>Reserved  | 0x0   |
| 7:0  | R/W  | <p>SRBR_STHRx</p> <p>Shadow Receive Buffer Register x: This is a shadow register for the RBR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains the data byte received on the serial input port (sin) in UART mode or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line status Register</p> | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | <p>(LSR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must be read before the next data arrives, otherwise it will be overwritten, resulting in an overrun error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO will be preserved but any incoming data will be lost. An overrun error will also occur.</p> <p>Shadow Transmit Holding Register 0: This is a shadow register for the THR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If FIFOs are disabled (FCR[0] set to zero) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] set to one) and THRE is set, x number of characters of data may be written to the THR before the FIFO is full. The number x (default=16) is determined by the value of FIFO Depth that you set during configuration. Any attempt to write data when the FIFO is full results in the write data being lost.</p> |       |

Table 362: **UART\_SRBR\_STHR1\_REG (0x50001034)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:8 | -    | -<br>Reserved   | 0x0   |
| 7:0  | R/W  | <p>SRBR_STHRx</p> <p>Shadow Receive Buffer Register x: This is a shadow register for the RBR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains the data byte received on the serial input port (sin) in UART mode or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line status Register (LSR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must be read before the next data arrives, otherwise it will be overwritten, resulting in an overrun error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO will be preserved but any incoming data will be lost. An overrun error will also occur.</p> <p>Shadow Transmit Holding Register 0: This is a shadow register for the THR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If FIFOs are disabled (FCR[0] set to zero) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] set to one) and THRE is set, x number of characters of data may be written to the THR before the FIFO is full. The number x (default=16) is determined by the value of FIFO Depth that you set during configuration. Any attempt to write data when the FIFO is full results in the write data being lost.</p> | 0x0   |

Table 363: **UART\_SRBR\_STHR2\_REG (0x50001038)**

| Bit  | Mode | Symbol/Description | Reset |
|------|------|--------------------|-------|
| 15:8 | -    | -<br>Reserved      | 0x0   |
| 7:0  | R/W  | SRBR_STHRx         | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | <p>Shadow Receive Buffer Register x: This is a shadow register for the RBR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains the data byte received on the serial input port (sin) in UART mode or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line status Register (LSR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must be read before the next data arrives, otherwise it will be overwritten, resulting in an overrun error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO will be preserved but any incoming data will be lost. An overrun error will also occur.</p> <p>Shadow Transmit Holding Register 0: This is a shadow register for the THR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If FIFOs are disabled (FCR[0] set to zero) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] set to one) and THRE is set, x number of characters of data may be written to the THR before the FIFO is full. The number x (default=16) is determined by the value of FIFO Depth that you set during configuration. Any attempt to write data when the FIFO is full results in the write data being lost.</p> |       |

Table 364: **UART\_SRBR\_STHR3\_REG (0x5000103C)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:8 | -    | -<br>Reserved   | 0x0   |
| 7:0  | R/W  | <p>SRBR_STHRx</p> <p>Shadow Receive Buffer Register x: This is a shadow register for the RBR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains the data byte received on the serial input port (sin) in UART mode or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line status Register (LSR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must be read before the next data arrives, otherwise it will be overwritten, resulting in an overrun error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO will be preserved but any incoming data will be lost. An overrun error will also occur.</p> <p>Shadow Transmit Holding Register 0: This is a shadow register for the THR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If FIFOs are disabled (FCR[0] set to zero) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] set to one) and THRE is set, x number of characters of data may be written to the THR before the FIFO is full. The number x (default=16) is determined by the value of FIFO Depth that you set during configuration. Any attempt to write data when the FIFO is full results in the write data being lost.</p> | 0x0   |

Table 365: **UART\_SRBR\_STHR4\_REG (0x50001040)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:8 | -    | -<br>Reserved  | 0x0   |
| 7:0  | R/W  | <p><b>SRBR_STHRx</b></p> <p>Shadow Receive Buffer Register x: This is a shadow register for the RBR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains the data byte received on the serial input port (sin) in UART mode or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line status Register (LSR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must be read before the next data arrives, otherwise it will be overwritten, resulting in an overrun error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO will be preserved but any incoming data will be lost. An overrun error will also occur.</p> <p>Shadow Transmit Holding Register 0: This is a shadow register for the THR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If FIFOs are disabled (FCR[0] set to zero) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] set to one) and THRE is set, x number of characters of data may be written to the THR before the FIFO is full. The number x (default=16) is determined by the value of FIFO Depth that you set during configuration. Any attempt to write data when the FIFO is full results in the write data being lost.</p> | 0x0   |

Table 366: **UART\_SRBR\_STHR5\_REG (0x50001044)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:8 | -    | -<br>Reserved  | 0x0   |
| 7:0  | R/W  | <p><b>SRBR_STHRx</b></p> <p>Shadow Receive Buffer Register x: This is a shadow register for the RBR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains the data byte received on the serial input port (sin) in UART mode or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line status Register (LSR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must be read before the next data arrives, otherwise it will be overwritten, resulting in an overrun error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO will be preserved but any incoming data will be lost. An overrun error will also occur.</p> <p>Shadow Transmit Holding Register 0: This is a shadow register for the THR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If FIFOs are disabled (FCR[0] set to zero) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] set to one) and THRE is set, x number of characters of data may be written to the THR before the FIFO is full. The number x (default=16) is determined</p> | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | by the value of FIFO Depth that you set during configuration. Any attempt to write data when the FIFO is full results in the write data being lost. |       |

Table 367: **UART\_SRBR\_STHR6\_REG (0x50001048)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:8 | -    | -<br>Reserved  | 0x0   |
| 7:0  | R/W  | <p><b>SRBR_STHRx</b></p> <p>Shadow Receive Buffer Register x: This is a shadow register for the RBR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains the data byte received on the serial input port (sin) in UART mode or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line status Register (LSR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must be read before the next data arrives, otherwise it will be overwritten, resulting in an overrun error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO will be preserved but any incoming data will be lost. An overrun error will also occur.</p> <p>Shadow Transmit Holding Register 0: This is a shadow register for the THR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If FIFOs are disabled (FCR[0] set to zero) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] set to one) and THRE is set, x number of characters of data may be written to the THR before the FIFO is full. The number x (default=16) is determined by the value of FIFO Depth that you set during configuration. Any attempt to write data when the FIFO is full results in the write data being lost.</p> | 0x0   |

Table 368: **UART\_SRBR\_STHR7\_REG (0x5000104C)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:8 | -    | -<br>Reserved  | 0x0   |
| 7:0  | R/W  | <p><b>SRBR_STHRx</b></p> <p>Shadow Receive Buffer Register x: This is a shadow register for the RBR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains the data byte received on the serial input port (sin) in UART mode or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line status Register (LSR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must be read before the next data arrives, otherwise it will be overwritten, resulting in an overrun error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO will be preserved but any incoming data will be lost. An overrun error will also occur.</p> <p>Shadow Transmit Holding Register 0: This is a shadow register for the THR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5])</p> | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | is set. If FIFOs are disabled (FCR[0] set to zero) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] set to one) and THRE is set, x number of characters of data may be written to the THR before the FIFO is full. The number x (default=16) is determined by the value of FIFO Depth that you set during configuration. Any attempt to write data when the FIFO is full results in the write data being lost. |       |

Table 369: UART\_SRBR\_STHR8\_REG (0x50001050)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:8 | -    | -<br>Reserved  | 0x0   |
| 7:0  | R/W  | SRBR_STHRx<br><br>Shadow Receive Buffer Register x: This is a shadow register for the RBR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains the data byte received on the serial input port (sin) in UART mode or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line status Register (LSR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must be read before the next data arrives, otherwise it will be overwritten, resulting in an overrun error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO will be preserved but any incoming data will be lost. An overrun error will also occur.<br><br>Shadow Transmit Holding Register 0: This is a shadow register for the THR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If FIFOs are disabled (FCR[0] set to zero) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] set to one) and THRE is set, x number of characters of data may be written to the THR before the FIFO is full. The number x (default=16) is determined by the value of FIFO Depth that you set during configuration. Any attempt to write data when the FIFO is full results in the write data being lost. | 0x0   |

Table 370: UART\_SRBR\_STHR9\_REG (0x50001054)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:8 | -    | -<br>Reserved  | 0x0   |
| 7:0  | R/W  | SRBR_STHRx<br><br>Shadow Receive Buffer Register x: This is a shadow register for the RBR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains the data byte received on the serial input port (sin) in UART mode or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line status Register (LSR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must be read before the next data arrives, otherwise it will be overwritten, resulting in an overrun error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO will be preserved but any incoming data will be lost. An overrun error will also occur. | 0x0   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
|     |      | Shadow Transmit Holding Register 0: This is a shadow register for the THR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If FIFOs are disabled (FCR[0] set to zero) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] set to one) and THRE is set, x number of characters of data may be written to the THR before the FIFO is full. The number x (default=16) is determined by the value of FIFO Depth that you set during configuration. Any attempt to write data when the FIFO is full results in the write data being lost. |       |

Table 371: **UART\_SRBR\_STHR10\_REG (0x50001058)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:8 | -    | -<br>Reserved  | 0x0   |
| 7:0  | R/W  | SRBR_STHRx<br><br>Shadow Receive Buffer Register x: This is a shadow register for the RBR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains the data byte received on the serial input port (sin) in UART mode or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line status Register (LSR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must be read before the next data arrives, otherwise it will be overwritten, resulting in an overrun error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO will be preserved but any incoming data will be lost. An overrun error will also occur.<br><br>Shadow Transmit Holding Register 0: This is a shadow register for the THR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If FIFOs are disabled (FCR[0] set to zero) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] set to one) and THRE is set, x number of characters of data may be written to the THR before the FIFO is full. The number x (default=16) is determined by the value of FIFO Depth that you set during configuration. Any attempt to write data when the FIFO is full results in the write data being lost. | 0x0   |

Table 372: **UART\_SRBR\_STHR11\_REG (0x5000105C)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:8 | -    | -<br>Reserved  | 0x0   |
| 7:0  | R/W  | SRBR_STHRx<br><br>Shadow Receive Buffer Register x: This is a shadow register for the RBR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains the data byte received on the serial input port (sin) in UART mode or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line status Register (LSR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must | 0x0   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
|     |      | <p>be read before the next data arrives, otherwise it will be overwritten, resulting in an overrun error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO will be preserved but any incoming data will be lost. An overrun error will also occur.</p> <p>Shadow Transmit Holding Register 0: This is a shadow register for the THR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If FIFOs are disabled (FCR[0] set to zero) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] set to one) and THRE is set, x number of characters of data may be written to the THR before the FIFO is full. The number x (default=16) is determined by the value of FIFO Depth that you set during configuration. Any attempt to write data when the FIFO is full results in the write data being lost.</p> |       |

Table 373: **UART\_SRBR\_STHR12\_REG (0x50001060)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:8 | -    | -<br>Reserved   | 0x0   |
| 7:0  | R/W  | <p>SRBR_STHRx</p> <p>Shadow Receive Buffer Register x: This is a shadow register for the RBR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains the data byte received on the serial input port (sin) in UART mode or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line status Register (LSR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must be read before the next data arrives, otherwise it will be overwritten, resulting in an overrun error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO will be preserved but any incoming data will be lost. An overrun error will also occur.</p> <p>Shadow Transmit Holding Register 0: This is a shadow register for the THR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If FIFOs are disabled (FCR[0] set to zero) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] set to one) and THRE is set, x number of characters of data may be written to the THR before the FIFO is full. The number x (default=16) is determined by the value of FIFO Depth that you set during configuration. Any attempt to write data when the FIFO is full results in the write data being lost.</p> | 0x0   |

Table 374: **UART\_SRBR\_STHR13\_REG (0x50001064)**

| Bit  | Mode | Symbol/Description | Reset |
|------|------|--------------------|-------|
| 15:8 | -    | -<br>Reserved      | 0x0   |
| 7:0  | R/W  | SRBR_STHRx         | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | <p>Shadow Receive Buffer Register x: This is a shadow register for the RBR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains the data byte received on the serial input port (sin) in UART mode or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line status Register (LSR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must be read before the next data arrives, otherwise it will be overwritten, resulting in an overrun error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO will be preserved but any incoming data will be lost. An overrun error will also occur.</p> <p>Shadow Transmit Holding Register 0: This is a shadow register for the THR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If FIFOs are disabled (FCR[0] set to zero) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] set to one) and THRE is set, x number of characters of data may be written to the THR before the FIFO is full. The number x (default=16) is determined by the value of FIFO Depth that you set during configuration. Any attempt to write data when the FIFO is full results in the write data being lost.</p> |       |

Table 375: **UART\_SRBR\_STHR14\_REG (0x50001068)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:8 | -    | -<br>Reserved   | 0x0   |
| 7:0  | R/W  | <p>SRBR_STHRx</p> <p>Shadow Receive Buffer Register x: This is a shadow register for the RBR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains the data byte received on the serial input port (sin) in UART mode or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line status Register (LSR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must be read before the next data arrives, otherwise it will be overwritten, resulting in an overrun error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO will be preserved but any incoming data will be lost. An overrun error will also occur.</p> <p>Shadow Transmit Holding Register 0: This is a shadow register for the THR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If FIFOs are disabled (FCR[0] set to zero) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] set to one) and THRE is set, x number of characters of data may be written to the THR before the FIFO is full. The number x (default=16) is determined by the value of FIFO Depth that you set during configuration. Any attempt to write data when the FIFO is full results in the write data being lost.</p> | 0x0   |

Table 376: **UART\_SRBR\_STHR15\_REG (0x5000106C)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:8 | -    | -<br>Reserved  | 0x0   |
| 7:0  | R/W  | <p><b>SRBR_STHRx</b></p> <p>Shadow Receive Buffer Register x: This is a shadow register for the RBR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains the data byte received on the serial input port (sin) in UART mode or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line status Register (LSR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must be read before the next data arrives, otherwise it will be overwritten, resulting in an overrun error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO will be preserved but any incoming data will be lost. An overrun error will also occur.</p> <p>Shadow Transmit Holding Register 0: This is a shadow register for the THR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If FIFOs are disabled (FCR[0] set to zero) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] set to one) and THRE is set, x number of characters of data may be written to the THR before the FIFO is full. The number x (default=16) is determined by the value of FIFO Depth that you set during configuration. Any attempt to write data when the FIFO is full results in the write data being lost.</p> | 0x0   |

Table 377: **UART\_FAR\_REG (0x50001070)**

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 0   | R    | <p><b>UART_FAR</b></p> <p>Description: Writes have no effect when FIFO_ACCESS == No, always readable. This register is used to enable a FIFO access mode for testing, so that the receive FIFO can be written by the master and the transmit FIFO can be read by the master when FIFOs are implemented and enabled. When FIFOs are not implemented or not enabled it allows the RBR to be written by the master and the THR to be read by the master. 0 = FIFO access mode disabled 1 = FIFO access mode enabled Note, that when the FIFO access mode is enabled/disabled, the control portion of the receive FIFO and transmit FIFO is reset and the FIFO's are treated as empty.</p> | 0x0   |

Table 378: **UART\_USR\_REG (0x5000107C)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:5 | -    | -<br>Reserved   | 0x0   |
| 4    | R    | <p><b>UART_RFF</b></p> <p>Receive FIFO Full.<br/>This is used to indicate that the receive FIFO is completely full.<br/>0 = Receive FIFO not full<br/>1 = Receive FIFO full<br/>This bit is cleared when the RX FIFO is no longer full.</p> | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 3   | R    | <p><b>UART_RFNE</b></p> <p>Receive FIFO Not Empty.<br/>This is used to indicate that the receive FIFO contains one or more entries.<br/>0 = Receive FIFO is empty<br/>1 = Receive FIFO is not empty<br/>This bit is cleared when the RX FIFO is empty.</p>  | 0x0   |
| 2   | R    | <p><b>UART_TFE</b></p> <p>Transmit FIFO Empty.<br/>This is used to indicate that the transmit FIFO is completely empty.<br/>0 = Transmit FIFO is not empty<br/>1 = Transmit FIFO is empty<br/>This bit is cleared when the TX FIFO is no longer empty.</p>  | 0x1   |
| 1   | R    | <p><b>UART_TFNF</b></p> <p>Transmit FIFO Not Full.<br/>This is used to indicate that the transmit FIFO is not full.<br/>0 = Transmit FIFO is full<br/>1 = Transmit FIFO is not full<br/>This bit is cleared when the TX FIFO is full.</p>   | 0x1   |
| 0   | R    | <p><b>UART_BUSY</b></p> <p>UART Busy. This indicates that a serial transfer is in progress, when cleared indicates that the DW_apb_uart is idle or inactive.<br/>0 - DW_apb_uart is idle or inactive<br/>1 - DW_apb_uart is busy (actively transferring data)<br/>Note that it is possible for the UART Busy bit to be cleared even though a new character may have been sent from another device. That is, if the DW_apb_uart has no data in the THR and RBR and there is no transmission in progress and a start bit of a new character has just reached the DW_apb_uart. This is due to the fact that a valid start is not seen until the middle of the bit period and this duration is dependent on the baud divisor that has been programmed. If a second system clock has been implemented (CLOCK_MODE == Enabled) the assertion of this bit is also delayed by several cycles of the slower clock.</p> | 0x0   |

Table 379: **UART\_TFL\_REG (0x50001080)**

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 4:0 | R    | <p><b>UART_TRANSMIT_FIFO_LEVEL</b></p> <p>Transmit FIFO Level.<br/>This indicates the number of data entries in the transmit FIFO.</p> | 0x0   |

Table 380: **UART\_RFL\_REG (0x50001084)**

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 4:0 | R    | <p><b>UART_RECEIVE_FIFO_LEVEL</b></p> <p>Receive FIFO Level.<br/>This indicates the number of data entries in the receive FIFO.</p> | 0x0   |

Table 381: **UART\_SRR\_REG (0x50001088)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:3 | -    | -<br>Reserved  | 0x0   |
| 2    | W    | UART_XFR<br>XMIT FIFO Reset.<br>This is a shadow register for the XMIT FIFO Reset bit (FCR[2]). This can be used to remove the burden on software having to store previously written FCR values (which are pretty static) just to reset the transmit FIFO. This resets the control portion of the transmit FIFO and treats the FIFO as empty. Note that this bit is "self-clearing". It is not necessary to clear this bit.  | 0x0   |
| 1    | W    | UART_RFR<br>RCVR FIFO Reset.<br>This is a shadow register for the RCVR FIFO Reset bit (FCR[1]). This can be used to remove the burden on software having to store previously written FCR values (which are pretty static) just to reset the receive FIFO. This resets the control portion of the receive FIFO and treats the FIFO as empty.<br>Note that this bit is "self-clearing". It is not necessary to clear this bit. | 0x0   |
| 0    | W    | UART_UR<br>UART Reset. This asynchronously resets the UART Ctrl and synchronously removes the reset assertion. For a two clock implementation both pclk and sclk domains are reset.  | 0x0   |

Table 382: **UART\_SRTS\_REG (0x5000108C)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:1 | -    | -<br>Reserved  | 0x0   |
| 0    | R/W  | UART_SHADOW_REQUEST_TO_SEND<br>Shadow Request to Send.<br>This is a shadow register for the RTS bit (MCR[1]), this can be used to remove the burden of having to perform a read-modify-write on the MCR. This is used to directly control the Request to Send (rts_n) output. The Request To Send (rts_n) output is used to inform the modem or data set that the UART Ctrl is ready to exchange data.<br>When Auto RTS Flow Control is not enabled (MCR[5] = 0), the rts_n signal is set low by programming MCR[1] (RTS) to a high.<br>In Auto Flow Control, AFCE_MODE == Enabled and active (MCR[5] = 1) and FIFOs enable (FCR[0] = 1), the rts_n output is controlled in the same way, but is also gated with the receiver FIFO threshold trigger (rts_n is inactive high when above the threshold).<br>Note that in Loopback mode (MCR[4] = 1), the rts_n output is held inactive-high while the value of this location is internally looped back to an input. | 0x0   |

Table 383: **UART\_SBCR\_REG (0x50001090)**

| Bit  | Mode | Symbol/Description        | Reset |
|------|------|---------------------------|-------|
| 15:1 | -    | -<br>Reserved             | 0x0   |
| 0    | R/W  | UART_SHADOW_BREAK_CONTROL | 0x0   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
|     |      | <p>Shadow Break Control Bit.</p> <p>This is a shadow register for the Break bit (LCR[6]), this can be used to remove the burden of having to perform a read modify write on the LCR. This is used to cause a break condition to be transmitted to the receiving device.</p> <p>If set to one the serial output is forced to the spacing (logic 0) state. When not in Loopback Mode, as determined by MCR[4], the sout line is forced low until the Break bit is cleared.</p> <p>If SIR_MODE active (MCR[6] = 1) the sir_out_n line is continuously pulsed. When in Loopback Mode, the break condition is internally looped back to the receiver.</p> |       |

Table 384: **UART\_SDMAM\_REG (0x50001094)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:1 | -    | -<br>Reserved  | 0x0   |
| 0    | R/W  | <p>UART_SHADOW_DMA_MODE</p> <p>Shadow DMA Mode.</p> <p>This is a shadow register for the DMA mode bit (FCR[3]). This can be used to remove the burden of having to store the previously written value to the FCR in memory and having to mask this value so that only the DMA Mode bit gets updated. This determines the DMA signalling mode used for the dma_tx_req_n and dma_rx_req_n output signals.</p> <p>0 = Mode 0<br/>1 = Mode 1</p> | 0x0   |

Table 385: **UART\_SFE\_REG (0x50001098)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:1 | -    | -<br>Reserved   | 0x0   |
| 0    | R/W  | <p>UART_SHADOW_FIFO_ENABLE</p> <p>Shadow FIFO Enable.</p> <p>This is a shadow register for the FIFO enable bit (FCR[0]). This can be used to remove the burden of having to store the previously written value to the FCR in memory and having to mask this value so that only the FIFO enable bit gets updated. This enables/disables the transmit (XMIT) and receive (RCVR) FIFOs. If this bit is set to zero (disabled) after being enabled then both the XMIT and RCVR controller portion of FIFOs are reset.</p> | 0x0   |

Table 386: **UART\_SRT\_REG (0x5000109C)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:2 | -    | -<br>Reserved   | 0x0   |
| 1:0  | R/W  | <p>UART_SHADOW_RCVR_TRIGGER</p> <p>Shadow RCVR Trigger.</p> <p>This is a shadow register for the RCVR trigger bits (FCR[7:6]). This can be used to remove the burden of having to store the previously written value to the FCR in memory and having to mask this value so that only the RCVR trigger bit gets updated.</p> | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | <p>This is used to select the trigger level in the receiver FIFO at which the Received Data Available Interrupt is generated. It also determines when the dma_rx_req_n signal is asserted when DMA Mode (FCR[3]) = 1. The following trigger levels are supported:</p> <p>00 = 1 character in the FIFO<br/>                     01 = FIFO ¼ full<br/>                     10 = FIFO ½ full<br/>                     11 = FIFO 2 less than full</p> |       |

Table 387: **UART\_STET\_REG (0x500010A0)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:2 | -    | -<br>Reserved  | 0x0   |
| 1:0  | R/W  | <p><b>UART_SHADOW_TX_EMPTY_TRIGGER</b></p> <p>Shadow TX Empty Trigger.</p> <p>This is a shadow register for the TX empty trigger bits (FCR[5:4]). This can be used to remove the burden of having to store the previously written value to the FCR in memory and having to mask this value so that only the TX empty trigger bit gets updated.</p> <p>This is used to select the empty threshold level at which the THRE Interrupts are generated when the mode is active. The following trigger levels are supported:</p> <p>00 = FIFO empty<br/>                     01 = 2 characters in the FIFO<br/>                     10 = FIFO ¼ full<br/>                     11 = FIFO ½ full</p> | 0x0   |

Table 388: **UART\_HTX\_REG (0x500010A4)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:1 | -    | -<br>Reserved  | 0x0   |
| 0    | R/W  | <p><b>UART_HALT_TX</b></p> <p>This register is used to halt transmissions for testing, so that the transmit FIFO can be filled by the master when FIFOs are implemented and enabled.</p> <p>0 = Halt TX disabled<br/>                     1 = Halt TX enabled</p> <p>Note, if FIFOs are implemented and not enabled, the setting of the halt TX register has no effect on operation.</p> | 0x0   |

Table 389: **UART\_DMASA\_REG (0x500010A8)**

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 0   | W    | <p><b>DMASA</b></p> <p>This register is used to perform DMA software acknowledge if a transfer needs to be terminated due to an error condition. For example, if the DMA disables the channel, then the DW_apb_uart should clear its request. This causes the TX request, TX single, RX request, and RX single signals to deassert. Note that this bit is "self-clearing" and it is not necessary to clear this bit.</p> | 0x0   |

Table 390: **UART\_DLF\_REG (0x500010C0)**

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 3:0 | R/W  | UART_DLF<br>The fractional value is added to integer value set by DLH, DLL. Fractional value is equal UART_DLF/16. | 0x0   |

Table 391: **UART\_UCV\_REG (0x500010F8)**

| Bit  | Mode | Symbol/Description       | Reset  |
|------|------|--------------------------|--------|
| 15:0 | R    | UCV<br>Component Version | 0x352A |

Table 392: **UART\_UCV\_HIGH\_REG (0x500010FA)**

| Bit  | Mode | Symbol/Description       | Reset  |
|------|------|--------------------------|--------|
| 15:0 | R    | UCV<br>Component Version | 0x3331 |

Table 393: **UART\_CTR\_REG (0x500010FC)**

| Bit  | Mode | Symbol/Description             | Reset |
|------|------|--------------------------------|-------|
| 15:0 | R    | CTR<br>Component Type Register | 0x110 |

Table 394: **UART\_CTR\_HIGH\_REG (0x500010FE)**

| Bit  | Mode | Symbol/Description             | Reset  |
|------|------|--------------------------------|--------|
| 15:0 | R    | CTR<br>Component Type Register | 0x4457 |

Table 395: **UART2\_RBR\_THR\_DLL\_REG (0x50001100)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:8 | -    | -<br>Reserved   | 0x0   |
| 7:0  | R/W  | RBR_THR_DLL<br><b>Receive Buffer Register: (RBR).</b><br>This register contains the data byte received on the serial input port (sin) in UART mode. The data in this register is valid only if the Data Ready (DR) bit in the Line status Register (LSR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must be read before the next data arrives, otherwise, it will be overwritten, resulting in an overrun error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO will be preserved but any incoming data will be lost. An overrun error will also occur.<br><b>Transmit Holding Register: (THR)</b><br>This register contains data to be transmitted on the serial output port (sout) in UART mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If FIFOs are disabled (FCR[0] set to zero) and THRE is set, | 0x0   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
|     |      | <p>writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] set to one) and THRE is set, 16 number of characters of data may be written to the THR before the FIFO is full. Any attempt to write data when the FIFO is full results in the write data being lost.</p> <p><b>Divisor Latch (Low): (DLL)</b></p> <p>This register makes up the lower 8-bits of a 16-bit, read/write, Divisor Latch register that contains the baud rate divisor for the UART. This register may only be accessed when the DLAB bit (LCR[7]) is set. The output baud rate is equal to the serial clock (sclk) frequency divided by sixteen times the value of the baud rate divisor, as follows:</p> $\text{baud rate} = (\text{serial clock freq}) / (16 * \text{divisor})$ <p>Note that with the Divisor Latch Registers (DLL and DLH) set to zero, the baud clock is disabled and no serial communications occur. Also, when the Divisor Latch is set, at least eight clock cycles of the slowest UART clock should be allowed to pass before transmitting or receiving data.</p> <p>For the Divisor Latch (High) bits, see the UART_IER_DLH_REG register.</p> |       |

Table 396: **UART2\_IER\_DLH\_REG (0x50001104)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:8 | -    | -<br>Reserved   | 0x0   |
| 7    | R/W  | <p>PTIME_dlh7</p> <p><b>Interrupt Enable Register: PTIME</b>, Programmable THRE Interrupt Mode Enable. This is used to enable/disable the generation of THRE Interrupt.</p> <p>0 = Disabled<br/>1 = Enabled</p> <p><b>Divisor Latch (High): DLH7</b>, Bit 7 of the upper part of a 16-bit, read/write, Divisor Latch register that contains the baud rate divisor for the UART. This register may be accessed only when the DLAB bit (LCR[7]) is set. See the UART_RBR_THR_DLL_REG register.</p>  | 0x0   |
| 6:4  | R/W  | <p>dlh6_4</p> <p><b>Divisor Latch (High): DLH6 to DLH4</b>, Bits 6 to 4 of the upper part of a 16-bit, read/write, Divisor Latch register that contains the baud rate divisor for the UART. This register may be accessed only when the DLAB bit (LCR[7]) is set, otherwise, this field is reserved. See the UART_RBR_THR_DLL_REG register.</p>   | 0x0   |
| 3    | R/W  | <p>EDSSI_dlh3</p> <p><b>Interrupt Enable Register: EDSSI</b>, Enable Modem Status Interrupt. This is used to enable/disable the generation of Modem Status Interrupt. This is the fourth highest priority interrupt.</p> <p>0 = Disabled<br/>1 = Enabled</p> <p><b>Divisor Latch (High): DLH3</b>, Bit 3 of the upper part of a 16-bit, read/write, Divisor Latch register that contains the baud rate divisor for the UART. This register may be accessed only when the DLAB bit (LCR[7]) is set. See the UART_RBR_THR_DLL_REG register.</p> | 0x0   |
| 2    | R/W  | <p>ELSI_dhl2</p> <p><b>Interrupt Enable Register: ELSI</b>, Enable Receiver Line Status Interrupt. This is used to enable/disable the generation of Receiver Line Status Interrupt. This is the highest priority interrupt.</p> <p>0 = Disabled</p>   | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | <p>1 = Enabled</p> <p><b>Divisor Latch (High): DLH2</b>, Bit 2 of the upper part of a 16-bit, read/write, Divisor Latch register that contains the baud rate divisor for the UART. This register may be accessed only when the DLAB bit (LCR[7]) is set. See the UART_RBR_THR_DLL_REG register.</p>   |       |
| 1   | R/W  | <p><b>ETBEI_dlh1</b></p> <p><b>Interrupt Enable Register: ETBEI</b>, Enable Transmit Holding Register Empty Interrupt. This is used to enable/disable the generation of Transmitter Holding Register Empty Interrupt. This is the third highest priority interrupt.</p> <p>0 = Disabled<br/>1 = Enabled</p> <p><b>Divisor Latch (High): DLH1</b>, Bit 1 of the upper part of a 16-bit, read/write, Divisor Latch register that contains the baud rate divisor for the UART. This register may be accessed only when the DLAB bit (LCR[7]) is set. See the UART_RBR_THR_DLL_REG register.</p>  | 0x0   |
| 0   | R/W  | <p><b>ERBFI_dlh0</b></p> <p><b>Interrupt Enable Register: ERBFI</b>, Enable Received Data Available Interrupt. This is used to enable/disable the generation of Received Data Available Interrupt and the Character Timeout Interrupt (if in FIFO mode and FIFOs enabled). These are the second highest priority interrupts.</p> <p>0 = Disabled<br/>1 = Enabled</p> <p><b>Divisor Latch (High): DLH0</b>, Bit 0 of the upper part of a 16-bit, read/write, Divisor Latch register that contains the baud rate divisor for the UART. This register may be accessed only when the DLAB bit (LCR[7]) is set. See the UART_RBR_THR_DLL_REG register.</p> | 0x0   |

Table 397: **UART2\_IIR\_FCR\_REG (0x50001108)**

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 7:6 | R/W  | <p><b>UART_FIFOSE_RT</b></p> <p>On read<br/>FIFOs Enabled (or FIFOSE): This is used to indicate whether the FIFOs are enabled or disabled.</p> <p>00 = Disabled<br/>11 = Enabled</p> <p>On write<br/>RCVR Trigger (or RT): This is used to select the trigger level in the receiver FIFO at which the Received Data Available Interrupt is generated. In auto flow control mode it is used to determine when the rts_n signal is deasserted. It also determines when the dma_rx_req_n signal is asserted when in certain modes of operation. The following trigger levels are supported:</p> <p>00 = 1 character in the FIFO<br/>01 = FIFO 1/4 full<br/>10 = FIFO 1/2 full<br/>11 = FIFO 2 less than full</p> | 0x0   |
| 5:4 | R0/W | <p><b>UART_TET</b></p> <p>On read<br/>Reserved<br/>On Write</p>   | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | <p>TX Empty Trigger (or TET): This is used to select the empty threshold level at which the THRE Interrupts are generated when the mode is active. It also determines when the dma_tx_req_n signal is asserted when in certain modes of operation. The following trigger levels are supported:</p> <p>00 = FIFO empty<br/>                     01 = 2 characters in the FIFO<br/>                     10 = FIFO 1/4 full<br/>                     11 = FIFO 1/2 full</p>  |       |
| 3   | R/W  | <p><b>UART_IID3_DMAM</b></p> <p>On Read (Bit3)</p> <p>Interrupt ID (or IID): This indicates the highest priority pending interrupt which can be one of the following types:</p> <p>0001 = No interrupt pending<br/>                     0010 = THR empty<br/>                     0100 = Received data available<br/>                     0110 = Receiver line status<br/>                     0111 = Busy detect<br/>                     1100 = Character timeout</p> <p>On Write</p> <p>DMA Mode (or DMAM): This determines the DMA signalling mode used for the dma_tx_req_n and dma_rx_req_n output signals.</p> <p>0 = Mode 0<br/>                     1 = Mode 1</p>                       | 0x0   |
| 2   | R/W  | <p><b>UART_IID2_XFIFOR</b></p> <p>On Read (Bit2)</p> <p>Interrupt ID (or IID): This indicates the highest priority pending interrupt which can be one of the following types:</p> <p>0001 = No interrupt pending<br/>                     0010 = THR empty<br/>                     0100 = Received data available<br/>                     0110 = Receiver line status<br/>                     0111 = Busy detect<br/>                     1100 = Character timeout</p> <p>On Write</p> <p>XMIT FIFO Reset (or XFIFOR): This resets the control portion of the transmit FIFO and treats the FIFO as empty. Note that this bit is "self-clearing" and it is not necessary to clear this bit.</p> | 0x0   |
| 1   | R/W  | <p><b>UART_IID1_RFIFOE</b></p> <p>On Read (Bit1)</p> <p>Interrupt ID (or IID): This indicates the highest priority pending interrupt which can be one of the following types:</p> <p>0001 = No interrupt pending<br/>                     0010 = THR empty<br/>                     0100 = Received data available<br/>                     0110 = Receiver line status<br/>                     0111 = Busy detect<br/>                     1100 = Character timeout</p> <p>On Write</p>   | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | RCVR FIFO Reset (or RFIFOR): This resets the control portion of the receive FIFO and treats the FIFO as empty. Note that this bit is "self-clearing" and it is not necessary to clear this bit.   |       |
| 0   | R/W  | <p><b>UART_IID0_FIFOE</b></p> <p>On Read (Bit0)<br/>                     Interrupt ID (or IID): This indicates the highest priority pending interrupt which can be one of the following types:<br/>                     0001 = No interrupt pending<br/>                     0010 = THR empty<br/>                     0100 = Received data available<br/>                     0110 = Receiver line status<br/>                     0111 = Busy detect<br/>                     1100 = Character timeout</p> <p>On Write<br/>                     FIFO Enable (or FIFOE): This enables/disables the transmit (XMIT) and receive (RCVR) FIFOs. Whenever the value of this bit is changed both the XMIT and RCVR controller portion of FIFOs are reset.</p> | 0x1   |

Table 398: **UART2\_LCR\_REG (0x5000110C)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:8 | -    | -<br>Reserved   | 0x0   |
| 7    | R/W  | <p><b>UART_DLAB</b></p> <p>Divisor Latch Access Bit. Writeable only when UART is not busy (USR[0] is zero). This bit is used to enable reading and writing of the Divisor Latch register (DLL and DLH) to set the baud rate of the UART. This bit must be cleared after the initial baud rate setup to access other registers.</p>  | 0x0   |
| 6    | R/W  | <p><b>UART_BC</b></p> <p>Break Control Bit.<br/>                     This is used to cause a break condition to be transmitted to the receiving device. If set to one the serial output is forced to the spacing (logic 0) state. When not in Loopback mode, as determined by MCR[4], the sout line is forced low until the Break bit is cleared. If active (MCR[6] set to one) the sir_out_n line is continuously pulsed. When in Loopback mode, the break condition is internally looped back to the receiver and the sir_out_n line is forced low.</p> | 0x0   |
| 5    | -    | -<br>Reserved   | 0x0   |
| 4    | R/W  | <p><b>UART_EPS</b></p> <p>Even Parity Select. Writeable only when UART is not busy (USR[0] is zero). This is used to select between even and odd parity, when parity is enabled (PEN set to one). If set to one, an even number of logic 1s is transmitted or checked. If set to zero, an odd number of logic 1s is transmitted or checked.</p>   | 0x0   |
| 3    | R/W  | <p><b>UART_PEN</b></p> <p>Parity Enable. Writeable only when UART is not busy (USR[0] is zero)<br/>                     This bit is used to enable and disable parity generation and detection in transmitted and received serial character respectively.<br/>                     0 = parity disabled<br/>                     1 = parity enabled</p>  | 0x0   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 2   | R/W  | <p><b>UART_STOP</b></p> <p>Number of stop bits. Writeable only when UART is not busy (USR[0] is zero). This is used to select the number of stop bits per character that the peripheral transmits and receives. If set to zero, one stop bit is transmitted in the serial data. If set to one and the data bits are set to 5 (LCR[1:0] set to zero) one and a half stop bits is transmitted. Otherwise, two stop bits are transmitted. Note that regardless of the number of stop bits selected, the receiver checks only the first stop bit.</p> <p>0 = 1 stop bit<br/>1 = 1.5 stop bits when DLS (LCR[1:0]) is zero, else 2 stop bit</p> | 0x0   |
| 1:0 | R/W  | <p><b>UART_DLS</b></p> <p>Data Length Select. Writeable only when UART is not busy (USR[0] is zero). This is used to select the number of data bits per character that the peripheral transmits and receives. The number of bits that may be selected areas follows:</p> <p>00 = 5 bits<br/>01 = 6 bits<br/>10 = 7 bits<br/>11 = 8 bits</p>  | 0x0   |

**Table 399: UART2\_MCR\_REG (0x50001110)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:5 | -    | -<br>Reserved   | 0x0   |
| 4    | R/W  | <p><b>UART_LB</b></p> <p>LoopBack Bit.</p> <p>This is used to put the UART into a diagnostic mode for test purposes. If operating in UART mode (SIR_MODE not active, MCR[6] set to zero), data on the sout line is held high, while serial data output is looped back to the sin line, internally. In this mode, all the interrupts are fully functional. Also, in Loopback mode, the modem control inputs (dsr_n, cts_n, ri_n, dcd_n) are disconnected and the modem control outputs (dtr_n, rts_n, out1_n, out2_n) are looped back to the inputs, internally.</p> <p>If operating in Infrared mode (SIR_MODE active, MCR[6] set to one), data on the sir_out_n line is held low, while serial data output is inverted and looped back to the sir_in line.</p> | 0x0   |
| 3:0  | -    | -<br>Reserved   | 0x0   |

**Table 400: UART2\_LSR\_REG (0x50001114)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:8 | -    | -<br>Reserved   | 0x0   |
| 7    | R    | <p><b>UART_RFE</b></p> <p>Receiver FIFO Error bit.</p> <p>This bit is only relevant when FIFOs are enabled (FCR[0] set to one). This is used to indicate if there is at least one parity error, framing error, or break indication in the FIFO.</p> | 0x0   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
|     |      | <p>0 = No error in RX FIFO<br/>                     1 = Error in RX FIFO</p> <p>This bit is cleared when the LSR is read and the character with the error is at the top of the receiver FIFO and there are no subsequent errors in the FIFO.</p>   |       |
| 6   | R    | <p><b>UART_TEMT</b></p> <p>Transmitter Empty bit.</p> <p>If FIFOs enabled (FCR[0] set to one), this bit is set whenever the Transmitter Shift Register and the FIFO are both empty. If FIFOs are disabled, this bit is set whenever the Transmitter Holding Register(THR) and the Transmitter Shift Register are both empty.</p>   | 0x1   |
| 5   | R    | <p><b>UART_THRE</b></p> <p>Transmit Holding Register Empty bit.</p> <p>If THRE mode is disabled (IER[7] set to zero) and regardless of FIFOs being implemented/enabled or not, this bit indicates that the THR or TX FIFO is empty.</p> <p>This bit is set whenever data is transferred from the THR or TX FIFO to the transmitter shift register and no new data has been written to the THR or TX FIFO. This also causes a THRE Interrupt to occur, if the THRE Interrupt is enabled. If both modes are active (IER[7] set to one and FCR[0] set to one respectively), the functionality is switched to indicate the transmitter FIFO is full, and no longer controls THRE interrupts, which are then controlled by the FCR[5:4] threshold setting.</p>  | 0x1   |
| 4   | R    | <p><b>UART_BI</b></p> <p>Break Interrupt bit.</p> <p>This is used to indicate the detection of a break sequence on the serial input data.</p> <p>If in UART mode (SIR_MODE == Disabled), it is set whenever the serial input, sin, is held in a logic "0" state for longer than the sum of start time + data bits + parity + stop bits.</p> <p>If in infrared mode (SIR_MODE == Enabled), it is set whenever the serial input, sir_in, is continuously pulsed to logic "0" for longer than the sum of start time + data bits + parity + stop bits. A break condition on serial input causes one and only one character, consisting of all zeros, to be received by the UART.</p> <p>In the FIFO mode, the character associated with the break condition is carried through the FIFO and is revealed when the character is at the top of the FIFO.</p> <p>Reading the LSR clears the BI bit. In the non-FIFO mode, the BI indication occurs immediately and persists until the LSR is read.</p> | 0x0   |
| 3   | R    | <p><b>UART_FE</b></p> <p>Framing Error bit.</p> <p>This is used to indicate the occurrence of a framing error in the receiver. A framing error occurs when the receiver does not detect a valid STOP bit in the received data.</p> <p>In FIFO mode, because the framing error is associated with a character received, it is revealed when the character with the framing error is at the top of the FIFO.</p> <p>When a framing error occurs, the UART tries to resynchronize. It does this by assuming that the error was due to the start bit of the next character and then continues receiving the other bit, that is data, and/or parity and stop. It should be noted that the Framing Error (FE) bit (LSR[3]) is set if a break interrupt has occurred, as indicated by Break Interrupt (BI) bit (LSR[4]).</p> <p>0 = No framing error<br/>                     1 = Framing error</p> <p>Reading the LSR clears the FE bit.</p>   | 0x0   |
| 2   | R    | <p><b>UART_PE</b></p> <p>Parity Error bit.</p>   | 0x0   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
|     |      | <p>This is used to indicate the occurrence of a parity error in the receiver if the Parity Enable (PEN) bit (LCR[3]) is set.</p> <p>In the FIFO mode, because the parity error is associated with a character received, it is revealed when the character with the parity error arrives at the top of the FIFO.</p> <p>It should be noted that the Parity Error (PE) bit (LSR[2]) is set if a break interrupt has occurred, as indicated by Break Interrupt (BI) bit (LSR[4]).</p> <p>0 = No parity error<br/>1 = Parity error</p> <p>Reading the LSR clears the PE bit.</p>   |       |
| 1   | R    | <p><b>UART_OE</b></p> <p>Overrun error bit.</p> <p>This is used to indicate the occurrence of an overrun error.</p> <p>This occurs if a new data character was received before the previous data was read.</p> <p>In the non-FIFO mode, the OE bit is set when a new character arrives in the receiver before the previous character was read from the RBR. When this happens, the data in the RBR is overwritten. In the FIFO mode, an overrun error occurs when the FIFO is full and a new character arrives at the receiver. The data in the FIFO is retained and the data in the receive shift register is lost.</p> <p>0 = No overrun error<br/>1 = Overrun error</p> <p>Reading the LSR clears the OE bit.</p> | 0x0   |
| 0   | R    | <p><b>UART_DR</b></p> <p>Data Ready bit.</p> <p>This is used to indicate that the receiver contains at least one character in the RBR or the receiver FIFO.</p> <p>0 = No data ready<br/>1 = Data ready</p> <p>This bit is cleared when the RBR is read in non-FIFO mode, or when the receiver FIFO is empty, in FIFO mode.</p>  | 0x0   |

Table 401: **UART2\_SCR\_REG (0x5000111C)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:8 | -    | -<br>Reserved   | 0x0   |
| 7:0  | R/W  | <p><b>UART_SCRATCH_PAD</b></p> <p>This register is for programmers to use as a temporary storage space. It has no defined purpose in the UART Ctrl.</p> | 0x0   |

Table 402: **UART2\_SRBR\_STHR0\_REG (0x50001130)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:8 | -    | -<br>Reserved   | 0x0   |
| 7:0  | R/W  | <p><b>SRBR_STHRx</b></p> <p>Shadow Receive Buffer Register x: This is a shadow register for the RBR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains the data byte received on the serial input port (sin) in UART mode or the serial infrared input (sir_in) in infrared mode. The data</p> | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | <p>in this register is valid only if the Data Ready (DR) bit in the Line status Register (LSR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must be read before the next data arrives, otherwise it will be overwritten, resulting in an overrun error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO will be preserved but any incoming data will be lost. An overrun error will also occur.</p> <p>Shadow Transmit Holding Register 0: This is a shadow register for the THR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If FIFOs are disabled (FCR[0] set to zero) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] set to one) and THRE is set, x number of characters of data may be written to the THR before the FIFO is full. The number x (default=16) is determined by the value of FIFO Depth that you set during configuration. Any attempt to write data when the FIFO is full results in the write data being lost.</p> |       |

Table 403: **UART2\_SRBR\_STHR1\_REG (0x50001134)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:8 | -    | -<br>Reserved   | 0x0   |
| 7:0  | R/W  | <p>SRBR_STHRx</p> <p>Shadow Receive Buffer Register x: This is a shadow register for the RBR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains the data byte received on the serial input port (sin) in UART mode or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line status Register (LSR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must be read before the next data arrives, otherwise it will be overwritten, resulting in an overrun error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO will be preserved but any incoming data will be lost. An overrun error will also occur.</p> <p>Shadow Transmit Holding Register 0: This is a shadow register for the THR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If FIFOs are disabled (FCR[0] set to zero) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] set to one) and THRE is set, x number of characters of data may be written to the THR before the FIFO is full. The number x (default=16) is determined by the value of FIFO Depth that you set during configuration. Any attempt to write data when the FIFO is full results in the write data being lost.</p> | 0x0   |

Table 404: **UART2\_SRBR\_STHR2\_REG (0x50001138)**

| Bit  | Mode | Symbol/Description | Reset |
|------|------|--------------------|-------|
| 15:8 | -    | -<br>Reserved      | 0x0   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 7:0 | R/W  | <p><b>SRBR_STHRx</b></p> <p>Shadow Receive Buffer Register x: This is a shadow register for the RBR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains the data byte received on the serial input port (sin) in UART mode or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line status Register (LSR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must be read before the next data arrives, otherwise it will be overwritten, resulting in an overrun error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO will be preserved but any incoming data will be lost. An overrun error will also occur.</p> <p>Shadow Transmit Holding Register 0: This is a shadow register for the THR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If FIFOs are disabled (FCR[0] set to zero) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] set to one) and THRE is set, x number of characters of data may be written to the THR before the FIFO is full. The number x (default=16) is determined by the value of FIFO Depth that you set during configuration. Any attempt to write data when the FIFO is full results in the write data being lost.</p> | 0x0   |

Table 405: [UART2\\_SRBR\\_STHR3\\_REG \(0x5000113C\)](#)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:8 | -    | -<br>Reserved  | 0x0   |
| 7:0  | R/W  | <p><b>SRBR_STHRx</b></p> <p>Shadow Receive Buffer Register x: This is a shadow register for the RBR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains the data byte received on the serial input port (sin) in UART mode or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line status Register (LSR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must be read before the next data arrives, otherwise it will be overwritten, resulting in an overrun error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO will be preserved but any incoming data will be lost. An overrun error will also occur.</p> <p>Shadow Transmit Holding Register 0: This is a shadow register for the THR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If FIFOs are disabled (FCR[0] set to zero) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] set to one) and THRE is set, x number of characters of data may be written to the THR before the FIFO is full. The number x (default=16) is determined by the value of FIFO Depth that you set during configuration. Any attempt to write data when the FIFO is full results in the write data being lost.</p> | 0x0   |

Table 406: **UART2\_SRBR\_STHR4\_REG (0x50001140)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:8 | -    | -<br>Reserved  | 0x0   |
| 7:0  | R/W  | <p><b>SRBR_STHRx</b></p> <p>Shadow Receive Buffer Register x: This is a shadow register for the RBR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains the data byte received on the serial input port (sin) in UART mode or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line status Register (LSR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must be read before the next data arrives, otherwise it will be overwritten, resulting in an overrun error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO will be preserved but any incoming data will be lost. An overrun error will also occur.</p> <p>Shadow Transmit Holding Register 0: This is a shadow register for the THR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If FIFOs are disabled (FCR[0] set to zero) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] set to one) and THRE is set, x number of characters of data may be written to the THR before the FIFO is full. The number x (default=16) is determined by the value of FIFO Depth that you set during configuration. Any attempt to write data when the FIFO is full results in the write data being lost.</p> | 0x0   |

Table 407: **UART2\_SRBR\_STHR5\_REG (0x50001144)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:8 | -    | -<br>Reserved  | 0x0   |
| 7:0  | R/W  | <p><b>SRBR_STHRx</b></p> <p>Shadow Receive Buffer Register x: This is a shadow register for the RBR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains the data byte received on the serial input port (sin) in UART mode or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line status Register (LSR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must be read before the next data arrives, otherwise it will be overwritten, resulting in an overrun error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO will be preserved but any incoming data will be lost. An overrun error will also occur.</p> <p>Shadow Transmit Holding Register 0: This is a shadow register for the THR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If FIFOs are disabled (FCR[0] set to zero) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] set to one) and THRE is set, x number of characters of data may be written to the THR before the FIFO is full. The number x (default=16) is determined</p> | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | by the value of FIFO Depth that you set during configuration. Any attempt to write data when the FIFO is full results in the write data being lost. |       |

Table 408: **UART2\_SRBR\_STHR6\_REG (0x50001148)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:8 | -    | -<br>Reserved  | 0x0   |
| 7:0  | R/W  | <p><b>SRBR_STHRx</b></p> <p>Shadow Receive Buffer Register x: This is a shadow register for the RBR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains the data byte received on the serial input port (sin) in UART mode or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line status Register (LSR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must be read before the next data arrives, otherwise it will be overwritten, resulting in an overrun error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO will be preserved but any incoming data will be lost. An overrun error will also occur.</p> <p>Shadow Transmit Holding Register 0: This is a shadow register for the THR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If FIFOs are disabled (FCR[0] set to zero) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] set to one) and THRE is set, x number of characters of data may be written to the THR before the FIFO is full. The number x (default=16) is determined by the value of FIFO Depth that you set during configuration. Any attempt to write data when the FIFO is full results in the write data being lost.</p> | 0x0   |

Table 409: **UART2\_SRBR\_STHR7\_REG (0x5000114C)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:8 | -    | -<br>Reserved  | 0x0   |
| 7:0  | R/W  | <p><b>SRBR_STHRx</b></p> <p>Shadow Receive Buffer Register x: This is a shadow register for the RBR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains the data byte received on the serial input port (sin) in UART mode or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line status Register (LSR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must be read before the next data arrives, otherwise it will be overwritten, resulting in an overrun error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO will be preserved but any incoming data will be lost. An overrun error will also occur.</p> <p>Shadow Transmit Holding Register 0: This is a shadow register for the THR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5])</p> | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | is set. If FIFOs are disabled (FCR[0] set to zero) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] set to one) and THRE is set, x number of characters of data may be written to the THR before the FIFO is full. The number x (default=16) is determined by the value of FIFO Depth that you set during configuration. Any attempt to write data when the FIFO is full results in the write data being lost. |       |

Table 410: **UART2\_SRBR\_STHR8\_REG (0x50001150)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:8 | -    | -<br>Reserved   | 0x0   |
| 7:0  | R/W  | <p>SRBR_STHRx</p> <p>Shadow Receive Buffer Register x: This is a shadow register for the RBR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains the data byte received on the serial input port (sin) in UART mode or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line status Register (LSR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must be read before the next data arrives, otherwise it will be overwritten, resulting in an overrun error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO will be preserved but any incoming data will be lost. An overrun error will also occur.</p> <p>Shadow Transmit Holding Register 0: This is a shadow register for the THR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If FIFOs are disabled (FCR[0] set to zero) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] set to one) and THRE is set, x number of characters of data may be written to the THR before the FIFO is full. The number x (default=16) is determined by the value of FIFO Depth that you set during configuration. Any attempt to write data when the FIFO is full results in the write data being lost.</p> | 0x0   |

Table 411: **UART2\_SRBR\_STHR9\_REG (0x50001154)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:8 | -    | -<br>Reserved   | 0x0   |
| 7:0  | R/W  | <p>SRBR_STHRx</p> <p>Shadow Receive Buffer Register x: This is a shadow register for the RBR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains the data byte received on the serial input port (sin) in UART mode or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line status Register (LSR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must be read before the next data arrives, otherwise it will be overwritten, resulting in an overrun error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO will be preserved but any incoming data will be lost. An overrun error will also occur.</p> | 0x0   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
|     |      | Shadow Transmit Holding Register 0: This is a shadow register for the THR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If FIFOs are disabled (FCR[0] set to zero) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] set to one) and THRE is set, x number of characters of data may be written to the THR before the FIFO is full. The number x (default=16) is determined by the value of FIFO Depth that you set during configuration. Any attempt to write data when the FIFO is full results in the write data being lost. |       |

Table 412: **UART2\_SRBR\_STHR10\_REG (0x50001158)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:8 | -    | -<br>Reserved  | 0x0   |
| 7:0  | R/W  | SRBR_STHRx<br><br>Shadow Receive Buffer Register x: This is a shadow register for the RBR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains the data byte received on the serial input port (sin) in UART mode or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line status Register (LSR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must be read before the next data arrives, otherwise it will be overwritten, resulting in an overrun error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO will be preserved but any incoming data will be lost. An overrun error will also occur.<br><br>Shadow Transmit Holding Register 0: This is a shadow register for the THR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If FIFOs are disabled (FCR[0] set to zero) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] set to one) and THRE is set, x number of characters of data may be written to the THR before the FIFO is full. The number x (default=16) is determined by the value of FIFO Depth that you set during configuration. Any attempt to write data when the FIFO is full results in the write data being lost. | 0x0   |

Table 413: **UART2\_SRBR\_STHR11\_REG (0x5000115C)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:8 | -    | -<br>Reserved  | 0x0   |
| 7:0  | R/W  | SRBR_STHRx<br><br>Shadow Receive Buffer Register x: This is a shadow register for the RBR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains the data byte received on the serial input port (sin) in UART mode or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line status Register (LSR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must | 0x0   |

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
|     |      | <p>be read before the next data arrives, otherwise it will be overwritten, resulting in an overrun error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO will be preserved but any incoming data will be lost. An overrun error will also occur.</p> <p>Shadow Transmit Holding Register 0: This is a shadow register for the THR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If FIFOs are disabled (FCR[0] set to zero) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] set to one) and THRE is set, x number of characters of data may be written to the THR before the FIFO is full. The number x (default=16) is determined by the value of FIFO Depth that you set during configuration. Any attempt to write data when the FIFO is full results in the write data being lost.</p> |       |

Table 414: **UART2\_SRBR\_STHR12\_REG (0x50001160)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:8 | -    | -<br>Reserved   | 0x0   |
| 7:0  | R/W  | <p>SRBR_STHRx</p> <p>Shadow Receive Buffer Register x: This is a shadow register for the RBR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains the data byte received on the serial input port (sin) in UART mode or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line status Register (LSR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must be read before the next data arrives, otherwise it will be overwritten, resulting in an overrun error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO will be preserved but any incoming data will be lost. An overrun error will also occur.</p> <p>Shadow Transmit Holding Register 0: This is a shadow register for the THR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If FIFOs are disabled (FCR[0] set to zero) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] set to one) and THRE is set, x number of characters of data may be written to the THR before the FIFO is full. The number x (default=16) is determined by the value of FIFO Depth that you set during configuration. Any attempt to write data when the FIFO is full results in the write data being lost.</p> | 0x0   |

Table 415: **UART2\_SRBR\_STHR13\_REG (0x50001164)**

| Bit  | Mode | Symbol/Description | Reset |
|------|------|--------------------|-------|
| 15:8 | -    | -<br>Reserved      | 0x0   |
| 7:0  | R/W  | SRBR_STHRx         | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | <p>Shadow Receive Buffer Register x: This is a shadow register for the RBR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains the data byte received on the serial input port (sin) in UART mode or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line status Register (LSR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must be read before the next data arrives, otherwise it will be overwritten, resulting in an overrun error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO will be preserved but any incoming data will be lost. An overrun error will also occur.</p> <p>Shadow Transmit Holding Register 0: This is a shadow register for the THR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If FIFOs are disabled (FCR[0] set to zero) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] set to one) and THRE is set, x number of characters of data may be written to the THR before the FIFO is full. The number x (default=16) is determined by the value of FIFO Depth that you set during configuration. Any attempt to write data when the FIFO is full results in the write data being lost.</p> |       |

Table 416: **UART2\_SRBR\_STHR14\_REG (0x50001168)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:8 | -    | -<br>Reserved   | 0x0   |
| 7:0  | R/W  | <p>SRBR_STHRx</p> <p>Shadow Receive Buffer Register x: This is a shadow register for the RBR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains the data byte received on the serial input port (sin) in UART mode or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line status Register (LSR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must be read before the next data arrives, otherwise it will be overwritten, resulting in an overrun error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO will be preserved but any incoming data will be lost. An overrun error will also occur.</p> <p>Shadow Transmit Holding Register 0: This is a shadow register for the THR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If FIFOs are disabled (FCR[0] set to zero) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] set to one) and THRE is set, x number of characters of data may be written to the THR before the FIFO is full. The number x (default=16) is determined by the value of FIFO Depth that you set during configuration. Any attempt to write data when the FIFO is full results in the write data being lost.</p> | 0x0   |

Table 417: **UART2\_SRBR\_STHR15\_REG (0x5000116C)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:8 | -    | -<br>Reserved  | 0x0   |
| 7:0  | R/W  | <p><b>SRBR_STHRx</b></p> <p>Shadow Receive Buffer Register x: This is a shadow register for the RBR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains the data byte received on the serial input port (sin) in UART mode or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line status Register (LSR) is set. If FIFOs are disabled (FCR[0] set to zero), the data in the RBR must be read before the next data arrives, otherwise it will be overwritten, resulting in an overrun error. If FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register is not read before the next data character arrives, then the data already in the FIFO will be preserved but any incoming data will be lost. An overrun error will also occur.</p> <p>Shadow Transmit Holding Register 0: This is a shadow register for the THR and has been allocated sixteen 32-bit locations so as to accommodate burst accesses from the master. This register contains data to be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If FIFOs are disabled (FCR[0] set to zero) and THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten. If FIFOs are enabled (FCR[0] set to one) and THRE is set, x number of characters of data may be written to the THR before the FIFO is full. The number x (default=16) is determined by the value of FIFO Depth that you set during configuration. Any attempt to write data when the FIFO is full results in the write data being lost.</p> | 0x0   |

Table 418: **UART2\_FAR\_REG (0x50001170)**

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 0   | R    | <p><b>UART_FAR</b></p> <p>Description: Writes have no effect when FIFO_ACCESS == No, always readable. This register is use to enable a FIFO access mode for testing, so that the receive FIFO can be written by the master and the transmit FIFO can be read by the master when FIFOs are implemented and enabled. When FIFOs are not implemented or not enabled it allows the RBR to be written by the master and the THR to be read by the master. 0 = FIFO access mode disabled 1 = FIFO access mode enabled Note, that when the FIFO access mode is enabled/disabled, the control portion of the receive FIFO and transmit FIFO is reset and the FIFOs are treated as empty.</p> | 0x0   |

Table 419: **UART2\_USR\_REG (0x5000117C)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:5 | -    | -<br>Reserved   | 0x0   |
| 4    | R    | <p><b>UART_RFF</b></p> <p>Receive FIFO Full.<br/>This is used to indicate that the receive FIFO is completely full.<br/>0 = Receive FIFO not full<br/>1 = Receive FIFO full<br/>This bit is cleared when the RX FIFO is no longer full.</p> | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 3   | R    | <p><b>UART_RFNE</b></p> <p>Receive FIFO Not Empty.<br/>This is used to indicate that the receive FIFO contains one or more entries.<br/>0 = Receive FIFO is empty<br/>1 = Receive FIFO is not empty<br/>This bit is cleared when the RX FIFO is empty.</p>  | 0x0   |
| 2   | R    | <p><b>UART_TFE</b></p> <p>Transmit FIFO Empty.<br/>This is used to indicate that the transmit FIFO is completely empty.<br/>0 = Transmit FIFO is not empty<br/>1 = Transmit FIFO is empty<br/>This bit is cleared when the TX FIFO is no longer empty.</p>  | 0x1   |
| 1   | R    | <p><b>UART_TFNF</b></p> <p>Transmit FIFO Not Full.<br/>This is used to indicate that the transmit FIFO is not full.<br/>0 = Transmit FIFO is full<br/>1 = Transmit FIFO is not full<br/>This bit is cleared when the TX FIFO is full.</p>   | 0x1   |
| 0   | R    | <p><b>UART_BUSY</b></p> <p>UART Busy. This indicates that a serial transfer is in progress, when cleared indicates that the DW_apb_uart is idle or inactive. 0 - DW_apb_uart is idle or inactive 1 - DW_apb_uart is busy (actively transferring data) Note that it is possible for the UART Busy bit to be cleared even though a new character may have been sent from another device. That is, if the DW_apb_uart has no data in the THR and RBR and there is no transmission in progress and a start bit of a new character has just reached the DW_apb_uart. This is due to the fact that a valid start is not seen until the middle of the bit period and this duration is dependent on the baud divisor that has been programmed. If a second system clock has been implemented (CLOCK_MODE == Enabled) the assertion of this bit is also delayed by several cycles of the slower clock.</p> | 0x0   |

Table 420: **UART2\_TFL\_REG (0x50001180)**

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 4:0 | R    | <p><b>UART_TRANSMIT_FIFO_LEVEL</b></p> <p>Transmit FIFO Level.<br/>This indicates the number of data entries in the transmit FIFO.</p> | 0x0   |

Table 421: **UART2\_RFL\_REG (0x50001184)**

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 4:0 | R    | <p><b>UART_RECEIVE_FIFO_LEVEL</b></p> <p>Receive FIFO Level.<br/>This is indicates the number of data entries in the receive FIFO.</p> | 0x0   |

Table 422: **UART2\_SRR\_REG (0x50001188)**

| Bit  | Mode | Symbol/Description | Reset |
|------|------|--------------------|-------|
| 15:3 | -    | -                  | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | Reserved  |       |
| 2   | W    | <p>UART_XFR</p> <p>XMIT FIFO Reset.</p> <p>This is a shadow register for the XMIT FIFO Reset bit (FCR[2]). This can be used to remove the burden on software having to store previously written FCR values (which are pretty static) just to reset the transmit FIFO. This resets the control portion of the transmit FIFO and treats the FIFO as empty. Note that this bit is "self-clearing". It is not necessary to clear this bit.</p>      | 0x0   |
| 1   | W    | <p>UART_RFR</p> <p>RCVR FIFO Reset.</p> <p>This is a shadow register for the RCVR FIFO Reset bit (FCR[1]). This can be used to remove the burden on software having to store previously written FCR values (which are pretty static) just to reset the receive FIFO. This resets the control portion of the receive FIFO and treats the FIFO as empty.</p> <p>Note that this bit is "self-clearing". It is not necessary to clear this bit.</p> | 0x0   |
| 0   | W    | <p>UART_UR</p> <p>UART Reset. This asynchronously resets the UART Ctrl and synchronously removes the reset assertion. For a two clock implementation both pclk and sclk domains are reset.</p>  | 0x0   |

Table 423: [UART2\\_SBCR\\_REG \(0x50001190\)](#)

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:1 | -    | -<br>Reserved   | 0x0   |
| 0    | R/W  | <p>UART_SHADOW_BREAK_CONTROL</p> <p>Shadow Break Control Bit.</p> <p>This is a shadow register for the Break bit (LCR[6]), this can be used to remove the burden of having to perform a read modify write on the LCR. This is used to cause a break condition to be transmitted to the receiving device.</p> <p>If set to one the serial output is forced to the spacing (logic 0) state. When not in Loopback Mode, as determined by MCR[4], the sout line is forced low until the Break bit is cleared.</p> <p>If SIR_MODE active (MCR[6] = 1) the sir_out_n line is continuously pulsed. When in Loopback Mode, the break condition is internally looped back to the receiver.</p> | 0x0   |

Table 424: [UART2\\_SDMAM\\_REG \(0x50001194\)](#)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:1 | -    | -<br>Reserved  | 0x0   |
| 0    | R/W  | <p>UART_SHADOW_DMA_MODE</p> <p>Shadow DMA Mode.</p> <p>This is a shadow register for the DMA mode bit (FCR[3]). This can be used to remove the burden of having to store the previously written value to the FCR in memory and having to mask this value so that only the DMA Mode bit gets updated. This determines the DMA signalling mode used for the dma_tx_req_n and dma_rx_req_n output signals.</p> <p>0 = Mode 0<br/>1 = Mode 1</p> | 0x0   |

Table 425: **UART2\_SFE\_REG (0x50001198)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:1 | -    | -<br>Reserved  | 0x0   |
| 0    | R/W  | UART_SHADOW_FIFO_ENABLE<br>Shadow FIFO Enable.<br>This is a shadow register for the FIFO enable bit (FCR[0]). This can be used to remove the burden of having to store the previously written value to the FCR in memory and having to mask this value so that only the FIFO enable bit gets updated. This enables/disables the transmit (XMIT) and receive (RCVR) FIFOs. If this bit is set to zero (disabled) after being enabled then both the XMIT and RCVR controller portion of FIFOs are reset. | 0x0   |

Table 426: **UART2\_SRT\_REG (0x5000119C)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:2 | -    | -<br>Reserved  | 0x0   |
| 1:0  | R/W  | UART_SHADOW_RCVR_TRIGGER<br>Shadow RCVR Trigger.<br>This is a shadow register for the RCVR trigger bits (FCR[7:6]). This can be used to remove the burden of having to store the previously written value to the FCR in memory and having to mask this value so that only the RCVR trigger bit gets updated.<br><br>This is used to select the trigger level in the receiver FIFO at which the Received Data Available Interrupt is generated. It also determines when the dma_rx_req_n signal is asserted when DMA Mode (FCR[3]) = 1. The following trigger levels are supported:<br>00 = 1 character in the FIFO<br>01 = FIFO ¼ full<br>10 = FIFO ½ full<br>11 = FIFO 2 less than full | 0x0   |

Table 427: **UART2\_STET\_REG (0x500011A0)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:2 | -    | -<br>Reserved  | 0x0   |
| 1:0  | R/W  | UART_SHADOW_TX_EMPTY_TRIGGER<br>Shadow TX Empty Trigger.<br>This is a shadow register for the TX empty trigger bits (FCR[5:4]). This can be used to remove the burden of having to store the previously written value to the FCR in memory and having to mask this value so that only the TX empty trigger bit gets updated.<br><br>This is used to select the empty threshold level at which the THRE Interrupts are generated when the mode is active. The following trigger levels are supported:<br>00 = FIFO empty<br>01 = 2 characters in the FIFO<br>10 = FIFO ¼ full | 0x0   |

| Bit | Mode | Symbol/Description | Reset |
|-----|------|--------------------|-------|
|     |      | 11 = FIFO ½ full   |       |

Table 428: **UART2\_HTX\_REG (0x500011A4)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:1 | -    | -<br>Reserved  | 0x0   |
| 0    | R/W  | UART_HALT_TX<br>This register is used to halt transmissions for testing, so that the transmit FIFO can be filled by the master when FIFOs are implemented and enabled.<br>0 = Halt TX disabled<br>1 = Halt TX enabled<br>Note, if FIFOs are implemented and not enabled, the setting of the halt TX register has no effect on operation. | 0x0   |

Table 429: **UART2\_DMASA\_REG (0x500011A8)**

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 0   | W    | DMASA<br>This register is used to perform DMA software acknowledge if a transfer needs to be terminated due to an error condition. For example, if the DMA disables the channel, then the DW_apb_uart should clear its request. This causes the TX request, TX single, RX request, and RX single signals to deassert. Note that this bit is "self-clearing" and it is not necessary to clear this bit. | 0x0   |

Table 430: **UART2\_DLF\_REG (0x500011C0)**

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 3:0 | R/W  | UART_DLF<br>The fractional value is added to integer value set by DLH, DLL. Fractional value is equal UART_DLF/16. | 0x0   |

Table 431: **UART2\_UCV\_REG (0x500011F8)**

| Bit  | Mode | Symbol/Description       | Reset  |
|------|------|--------------------------|--------|
| 15:0 | R    | UCV<br>Component Version | 0x352A |

Table 432: **UART2\_UCV\_HIGH\_REG (0x500011FA)**

| Bit  | Mode | Symbol/Description       | Reset  |
|------|------|--------------------------|--------|
| 15:0 | R    | UCV<br>Component Version | 0x3331 |

Table 433: **UART2\_CTR\_REG (0x500011FC)**

| Bit  | Mode | Symbol/Description             | Reset |
|------|------|--------------------------------|-------|
| 15:0 | R    | CTR<br>Component Type Register | 0x110 |

Table 434: **UART2\_CTR\_HIGH\_REG** (0x500011FE)

| Bit  | Mode | Symbol/Description             | Reset  |
|------|------|--------------------------------|--------|
| 15:0 | R    | CTR<br>Component Type Register | 0x4457 |

## 31.19 Chip Version Registers

Table 435: Register map logo

| Address    | Register                     | Description                     |
|------------|------------------------------|---------------------------------|
| 0x50003200 | <a href="#">CHIP_ID1_REG</a> | Chip identification register 1. |
| 0x50003204 | <a href="#">CHIP_ID2_REG</a> | Chip identification register 2. |
| 0x50003208 | <a href="#">CHIP_ID3_REG</a> | Chip identification register 3. |
| 0x5000320c | <a href="#">CHIP_ID4_REG</a> | Chip identification register 4. |

Table 436: [CHIP\\_ID1\\_REG](#) (0x50003200)

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 7:0 | R    | CHIP_ID1<br>First character of device type "3081" in ASCII. | 0x33  |

Table 437: [CHIP\\_ID2\\_REG](#) (0x50003204)

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 7:0 | R    | CHIP_ID2<br>Second character of device type "3081" in ASCII. | 0x30  |

Table 438: [CHIP\\_ID3\\_REG](#) (0x50003208)

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 7:0 | R    | CHIP_ID3<br>Third character of device type "3081" in ASCII. | 0x38  |

Table 439: [CHIP\\_ID4\\_REG](#) (0x5000320C)

| Bit | Mode | Symbol/Description   | Reset |
|-----|------|--|-------|
| 7:0 | R    | CHIP_ID4<br>Fourth character of device type "3081" in ASCII. | 0x31  |

## 31.20 Wake-up Registers

Table 440: Register map WKUP

| Address    | Register              | Description  |
|------------|-----------------------|--|
| 0x50000100 | WKUP_CTRL_REG         | Control register for the wake-up counter                     |
| 0x50000102 | WKUP_COMPARE_REG      | Number of events before wake-up interrupt                    |
| 0x50000104 | WKUP_IRQ_STATUS_REG   | Reset wake-up interrupt                                      |
| 0x50000106 | WKUP_COUNTER_REG      | Actual number of events of the wake-up counter               |
| 0x50000108 | WKUP_SELECT_GPIO_REG  | Select which inputs from P0 port can trigger wake-up counter |
| 0x5000010a | WKUP2_SELECT_GPIO_REG | Select which inputs from P1 port can trigger wake-up counter |
| 0x5000010c | WKUP_POL_GPIO_REG     | Select the sensitivity polarity for each P0 input            |
| 0x5000010e | WKUP2_POL_GPIO_REG    | Select the sensitivity polarity for each P1 input            |

Table 441: WKUP\_CTRL\_REG (0x50000100)

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 9   | R/W  | ENABLE_125US_CLK<br>0 = Debounce unit time 1 ms<br>1 = Debounce unit time 125 $\mu$ s   | 0x0   |
| 8   | R/W  | WKUP2_ENABLE_IRQ<br>0 = No interrupt is enerated<br>1 = If the event counter2 reaches the value set by WKUP_COMPARE_REG an IRQ is generated   | 0x0   |
| 7   | R/W  | WKUP_ENABLE_IRQ<br>0 = No interrupt is generated<br>1 = If the event counter reaches the value set by WKUP_COMPARE_REG an IRQ is generated  | 0x0   |
| 6   | R/W  | WKUP_SFT_KEYHIT<br>0 = No effect<br>1 = Emulate key hit. The event counter and counter2 increment by 1 (after debouncing if enabled). First make this bit 0 before any new key hit can be sensed. | 0x0   |
| 5:0 | R/W  | WKUP_DEB_VALUE<br>Keyboard debounce time (N*1 ms with N = 1 to 63).<br>0x0: No debouncing<br>0x1 to 0x3F: 1 ms to 63 ms debounce time (when ENABLE_125US_CLK = 0) else 125 $\mu$ s to 7.875 ms)   | 0x0   |

Table 442: WKUP\_COMPARE\_REG (0x50000102)

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 7:0 | R/W  | WKUP_COMPARE<br>Defines the number of events -1 that have to be counted before the wake-up interrupt is given. Value 0 means one event. | 0x0   |

Table 443: **WKUP\_IRQ\_STATUS\_REG (0x50000104)**

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
| 3   | R0/W | WKUP2_CNTR_RST<br>Writing 1 resets the event2 counter   | 0x0   |
| 2   | R0/W | WKUP_CNTR_RST<br>writing 1 resets the event counter   | 0x0   |
| 1   | R/W  | WKUP2_IRQ_STATUS<br>Gives 1 when there is a wkup2 pending IRQ.<br>Writing 1 resets the interrupt. | 0x0   |
| 0   | R/W  | WKUP_IRQ_STATUS<br>Gives 1 when there is a wkup pending IRQ.<br>Writing 1 resets the interrupt.   | 0x0   |

Table 444: **WKUP\_COUNTER\_REG (0x50000106)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 15:8 | R    | EVENT2_VALUE<br>This value represents the number of events that have been counted so far. It is reset by writing to the WKUP_CNTR_RST bit field of WKUP_IRQ_STATUS_REG. | 0x0   |
| 7:0  | R    | EVENT_VALUE<br>This value represents the number of events that have been counted so far. It is reset by writing to the WKUP_CNTR_RST bit field of WKUP_IRQ_STATUS_REG.  | 0x0   |

Table 445: **WKUP\_SELECT\_GPIO\_REG (0x50000108)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 11:0 | R/W  | WKUP_SELECT_GPIO<br>0 = Input P0x is not enabled for wake-up event counter<br>1 = Input P0x is enabled for wake-up event counter | 0x0   |

Table 446: **WKUP2\_SELECT\_GPIO\_REG (0x5000010A)**

| Bit  | Mode | Symbol/Description  | Reset |
|------|------|---|-------|
| 11:0 | R/W  | WKUP2_SELECT_GPIO<br>0 = Input P0x is not enabled for wake-up event counter<br>1 = Input P0x is enabled for wake-up event counter | 0x0   |

Table 447: **WKUP\_POL\_GPIO\_REG (0x5000010C)**

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 11:0 | R/W  | WKUP_POL_GPIO<br>0 = The enabled input P0x increments the event counter if that input goes high<br>1 = The enabled input P0x increments the event counter if that input goes low | 0x0   |

Table 448: **WKUP2\_POL\_GPIO\_REG (0x5000010E)**

| Bit  | Mode | Symbol/Description | Reset |
|------|------|--------------------|-------|
| 11:0 | R/W  | WKUP2_POL_GPIO     | 0x0   |

| Bit | Mode | Symbol/Description  | Reset |
|-----|------|---|-------|
|     |      | 0 = The enabled input P0x increments the event2 counter if that input goes high<br>1 = The enabled input P0x increments the event2 counter if that input goes low |       |

## 31.21 Watchdog Registers

Table 449: Register map WDOG

| Address    | Register          | Description               |
|------------|-------------------|---------------------------|
| 0x50003100 | WATCHDOG_REG      | Watchdog timer register   |
| 0x50003102 | WATCHDOG_CTRL_REG | Watchdog control register |

Table 450: WATCHDOG\_REG (0x50003100)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:9 | R0/W | WDOG_WEN<br>0000.000 = Write enable for Watchdog timer<br>Else Write disable. This filter prevents unintentional presetting the watchdog with a software run-away.   | 0x0   |
| 8    | R/W  | WDOG_VAL_NEG<br>0 = Watchdog timer value is positive.<br>1 = Watchdog timer value is negative.   | 0x0   |
| 7:0  | R/W  | WDOG_VAL<br><u>Write</u> : Watchdog timer reload value. Note that all bits 15-9 must be 0 to reload this register.<br><u>Read</u> : Actual Watchdog timer value. Decrement by 1 every 10.24 ms. Bit 8 indicates a negative counter value. 2, 1, 0, 1FF <sub>16</sub> , 1FE <sub>16</sub> , and so forth. An NMI or WDOG (SYS) reset is generated under the following conditions:<br>If WATCHDOG_CTRL_REG[NMI_RST] = 0 then<br>if WDOG_VAL = 0 -> NMI (Non Maskable Interrupt)<br>if WDOG_VAL = 1F0 <sub>16</sub> -> WDOG reset -> reload FF <sub>16</sub><br>If WATCHDOG_CTRL_REG[NMI_RST] = 1 then<br>if WDOG_VAL <= 0 -> WDOG reset -> reload FF <sub>16</sub> | 0xFF  |

Table 451: WATCHDOG\_CTRL\_REG (0x50003102)

| Bit  | Mode | Symbol/Description   | Reset |
|------|------|--|-------|
| 15:2 | -    | -<br>Reserved  | 0x0   |
| 1    | R/W  | -<br>Reserved  | 0x0   |
| 0    | R/W  | NMI_RST<br>0 = Watchdog timer generates NMI at value 0, and WDOG (SYS) reset at <=-16. Timer can be frozen/resumed using SET_FREEZE_REG[FRZ_WDOG]/RESET_FREEZE_REG[FRZ_WDOG].<br>1 = Watchdog timer generates a WDOG (SYS) reset at value 0 and can not be frozen by software.<br>Note that this bit can only be set to 1 by software and only be reset with a WDOG (SYS) reset or software reset.<br>The watchdog is always frozen when the Cortex-M0 is halted in DEBUG state. | 0x0   |

## 32. Ordering Information

**Table 452: Ordering information (samples)**

| Part number      | Package   | Size (mm)        | Shipment form | Pack quantity |
|------------------|-----------|------------------|---------------|---------------|
| DA14533-00A02RN2 | WFFCQFN22 | 3.5 × 3.5 x 0.55 | Reel          | 100/1000      |

**Table 453: Ordering information (production)**

| Part number      | Package   | Size (mm)        | Shipment form | Pack quantity |
|------------------|-----------|------------------|---------------|---------------|
| DA14533-00A02RN2 | WFFCQFN22 | 3.5 × 3.5 x 0.55 | Reel          | 4000          |

**Part Number Legend:**

DA14533-RRXXXYYZ

RR: chip revision number

XXX: variant (A02: AEC-Q100 Grade 2)

YY: package code (RN: WFFCQFN22)

Z: packing method (1: Tray, 2: Reel)

## 33. Package Information

### 33.1 Moisture Sensitivity Level (MSL)

The MSL is an indicator for the maximum allowable time period (floor life time) in which a moisture sensitive plastic device, once removed from the dry bag, can be exposed to an environment with a maximum temperature of 30 °C and a maximum relative humidity of 60% relative humidity (RH.) before the solder reflow process.

WFFCQFN packages are qualified for MSL 3.

Table 454: MSL Classification

| MSL Level | Floor Lifetime | Conditions   |
|-----------|----------------|--------------|
| MSL 4     | 72 hours       | 30 °C/60% RH |
| MSL 3     | 168 hours      | 30 °C/60% RH |
| MSL 2A    | 4 weeks        | 30 °C/60% RH |
| MSL 2     | 1 year         | 30 °C/60% RH |
| MSL 1     | Unlimited      | 30 °C/85% RH |

### 33.2 Soldering Information

Refer to the JEDEC standard J-STD-020 for relevant soldering information. This document can be downloaded from <http://www.jedec.org>.

### 33.3 Package Outline

The module's dimensions are accessible from the Renesas website: [WFFCQFN22 package outline drawing](#).

## Revision History

| Revision | Date         | Description  |
|----------|--------------|--|
| 3.3      | May 12, 2026 | Updated ordering information.                          |
| 3.2      | Apr 21, 2026 | Updated RX and TX values in Table 4.                   |
| 3.1      | Apr 1, 2025  | Updated link to the package outline drawing.           |
| 3.0      | Oct 30, 2024 | Datasheet status: Final. Product status: Production.   |
| 1.0      | May 24, 2022 | Datasheet status: Target. Product status: Development. |

### Status Definitions

| Revision | Datasheet Status | Product Status | Definition   |
|----------|------------------|----------------|--|
| 1.<n>    | Target           | Development    | This datasheet contains the design specifications for product development. Specifications may be changed in any manner without notice.   |
| 2.<n>    | Preliminary      | Qualification  | This datasheet contains the specifications and preliminary characterization data for products in pre-production. Specifications may be changed at any time without notice in order to improve the design.  |
| 3.<n>    | Final            | Production     | This datasheet contains the final specifications for products in volume production. The specifications may be changed at any time in order to improve the design, manufacturing and supply. Major specification changes are communicated via Customer Product Notifications. Datasheet changes are communicated via <a href="http://www.renesas.com">www.renesas.com</a> . |

### RoHS Compliance

Renesas Electronics' suppliers certify that its products are in compliance with the requirements of Directive 2011/65/EU of the European Parliament on the restriction of the use of certain hazardous substances in electrical and electronic equipment. RoHS certificates from our suppliers are available on request.

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
  2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
  3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
  4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
  5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
  6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
    - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
    - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.
- Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
  8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
  9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
  10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
  11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
  12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
  13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
  14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Disclaimer Rev.5.0-1)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:  
[www.renesas.com/contact/](http://www.renesas.com/contact/)