

DA9080

High Current, Highly Configurable System PMIC with Four Bucks and One LDO

DA9080 is a five-channel advanced, configurable, system power management IC (PMIC) with four buck regulators and one LDO. This highly integrated, flexible PMIC is capable of up to 10 A of output current. The output voltage of the regulators can be programmed and sequenced based on the application needs. The also integrates an 8-bit ADC, along with several other features that simplifies overall system design. Dynamic voltage control (DVC), robust protection features, and a dedicated I²C interface that supports multiple modes extend the applicability of this device to a wide range of end applications.

The high-efficiency, fast transient response, and small footprint of the DA9080 lends itself to become the preferred power solution for a host of complex, high-performance applications. The DA9080 is offered in a FCQFN package.

Key Features

- Power supply voltage (V_{IN}) 4.0 V to 5.5 V
- Four buck converters
- Selectable output voltage range for bucks:
 - CH1 Buck: 2.1 V to 3.3 V, 20 mV step
 - CH2 Buck: 1.5 V to 2.6 V, 20 mV step
 - CH3 Buck: 0.9 V to 1.3 V, 5 mV step (supports 1.35 V and 1.8 V)
 - CH4 Buck: 0.8 V to 1.4 V, 5 mV step
- Maximum output current:
 - CH1, CH2, and CH3 Buck: 1.5 A
 - CH4 Buck: 5.0 A
- Interleaving of switching phases of bucks
- LDO:
 - V_{OUT} : 3.3 V, I_{OUT} : 0.2 A (max)
- General purpose ADC:
 - 8-bit SAR ADC
 - Two external inputs
 - Die temperature sense
- Protection functions:
 - Over-current protection
 - Over/under-voltage protection
 - Thermal shutdown protection
- I²C control interface:
 - Standard mode (100 kbit/s)
 - Fast mode (400 kbit/s)
 - Fast mode+ (1 Mbit/s)
- Package: 32 lead FCQFN, 5.0 mm x 5.0 mm

Applications

- Client and Enterprise SSD modules
- Embedded Computing
- Integrated Microcontroller of Internet of Things
- DSPs or FPGAs with Peripherals




Figure 1. System Diagram

Contents

Key Features	1
Applications	1
Contents	3
Figures	4
Tables	5
1. Terms and Definitions	7
2. References	7
3. Overview	8
3.1 Block Diagram	8
4. Pin Information	9
4.1 Pin Assignments	9
4.2 Pin Descriptions.....	9
5. Specifications	11
5.1 Absolute Maximum Ratings	11
5.2 Electrostatic Discharge Ratings.....	11
5.3 Recommended Operating Conditions	11
5.4 Thermal Specifications	12
5.5 Electrical Specifications	12
5.5.1 CH1 Buck Converter Characteristics	12
5.5.2 CH2 Buck Converter Characteristics	14
5.5.3 CH3 Buck Converter Characteristics	16
5.5.4 CH4 Buck Converter Characteristics	18
5.5.5 LDO Characteristics	20
5.5.6 ADC Characteristics	21
5.5.7 Supervision Characteristics.....	21
5.5.8 Quiescent Current Characteristics	23
5.5.9 I ² C Characteristics.....	25
5.5.10 Digital I/O Characteristics.....	26
6. Typical Performance Graphs	27
7. Functional States	33
8. Sequencer	34
8.1 Functional Description	34
8.2 Timing Diagrams.....	35
9. Supervision	38
9.1 Input Voltage Monitoring and Under-Voltage Lockout.....	38
9.2 Fault Protection.....	40
9.2.1 Over-Voltage, Under-Voltage, and Over-Current Protection	40
9.2.2 Thermal Shutdown	40
9.3 Power-Good Indicator.....	42
9.3.1 Monitoring Groups of Power-Good Indicators via PG Pins.....	42
10. Buck Converters	43

10.1	Dynamic Voltage Control	43
11.	LDO	44
12.	General Purpose Analog-to-Digital Converter	45
12.1	Measurements on Internal Die Temperature Sensors	45
12.2	Measurements of External Analog Signals	45
12.3	Triggering GPADC Conversions.....	45
13.	I²C Communication	46
14.	Register Definitions	48
14.1	Register Maps.....	48
14.2	Register Descriptions.....	50
14.2.1	PMIC Function Registers	50
14.2.2	Chip ID	60
15.	Package Information	61
15.1	Package Outlines.....	61
15.2	Moisture Sensitivity Level	61
15.3	FCQFN Handling	61
15.4	Soldering Information.....	61
16.	Ordering Information	62
17.	MPU Compatibility	62
18.	Application Information	63
18.1	Capacitor Selection.....	64
18.2	Resistor Selection.....	64
18.3	Inductor Selection	64
A.	ECAD Design Information	65
A.1	Part Number Indexing.....	65
A.2	Symbol Pin Information	65
A.2.1	32-FCQFN.....	65
A.3	Symbol Parameters	67
A.4	Footprint Design Information	68
A.4.1	32-FCQFN.....	68

Figures

Figure 1.	System Diagram	2
Figure 2.	Block Diagram	8
Figure 3.	FCQFN Pinout Diagram (Top View).....	9
Figure 4.	CH1 Buck Efficiency in Auto Mode.....	27
Figure 5.	CH1 Buck Efficiency in PWM Mode	27
Figure 6.	CH2 Buck Efficiency in Auto Mode.....	27
Figure 7.	CH2 Buck Efficiency in PWM Mode	27
Figure 8.	CH3 Buck Efficiency in Auto Mode.....	27
Figure 9.	CH3 Buck Efficiency in PWM Mode	27
Figure 10.	CH4 Buck Efficiency in Auto Mode.....	28
Figure 11.	CH4 Buck Efficiency in PWM Mode	28

Figure 12. CH1 Buck Load Regulation in Auto Mode.....	28
Figure 13. CH1 Buck Load Regulation in PWM Mode	28
Figure 14. CH2 Buck Load Regulation in Auto Mode.....	28
Figure 15. CH2 Buck Load Regulation In PWM Mode	28
Figure 16. CH3 Buck Load Regulation in Auto Mode.....	29
Figure 17. CH3 Buck Load Regulation in PWM Mode	29
Figure 18. CH4 Buck Load Regulation in Auto Mode.....	29
Figure 19. CH4 Buck Load Regulation in PWM Mode	29
Figure 20. CH1 Buck Line Regulation in Auto Mode	29
Figure 21. CH2 Buck Line Regulation in Auto Mode	29
Figure 22. CH3 Buck Line Regulation in Auto Mode	29
Figure 23. CH4 Buck Line Regulation in Auto Mode	29
Figure 24. CH1 Buck Minimum and Maximum Ripple in Auto Mode	30
Figure 25. CH2 Buck Minimum and Maximum Ripple in Auto Mode	30
Figure 26. CH3 Buck Minimum and Maximum Ripple in Auto Mode	30
Figure 27. CH4 Buck Minimum and Maximum Ripple in Auto Mode	30
Figure 28. CH1 Buck Load Transient Behavior for 0.05 A to 0.75 A at Rate 0.2 A/μs (V _{OUT} = 3.3 V)	30
Figure 29. CH2 Buck Load Transient Behavior for 0.05 A to 0.75 A at Rate 0.2 A/μs (V _{OUT} = 1.8 V)	30
Figure 30. CH3 Buck Load Transient Behavior for 0.05 A to 0.75 A at Rate 0.2 A/μs (V _{OUT} = 1.1 V)	31
Figure 31. CH4 Buck Load Transient Behavior for 0.05 A to 2.5 A at Rate 0.2 A/μs (V _{OUT} = 1.1 V)	31
Figure 32. CH1 Buck Load Transient Behavior for 0.75 A to 1.5 A at Rate 0.2 A/μs (V _{OUT} = 3.3 V)	31
Figure 33. CH2 Buck Load Transient Behavior for 0.75 A to 1.5 A at Rate 0.2 A/μs (V _{OUT} = 1.8 V)	31
Figure 34. CH3 Buck Load Transient Behavior for 0.75 A to 1.5 A at Rate 0.2 A/μs (V _{OUT} = 1.1 V)	31
Figure 35. CH4 Buck Load Transient Behavior for 2.5 A to 5 A at Rate 0.2 A/μs (V _{OUT} = 1.1 V).....	31
Figure 36. LDO Load Regulation	32
Figure 37. LDO Line Regulation (V _{OUT} = 3.3 V).....	32
Figure 38. FSM States.....	33
Figure 39. Timing Diagram Example for Power-Up.....	35
Figure 40. Timing Diagram Example for Power-Down by EN Pin	36
Figure 41. Timing Diagram Example for Power-Down by DISABLE Bit.....	37
Figure 42. VSYS Monitoring	38
Figure 43. Timing Diagram Example for Power-Down by UVLO	39
Figure 44. Timing Diagram Example for a Hiccup Cycle.....	41
Figure 45. I ² C Start (S) and Stop (P)	46
Figure 46. Single Write Command	46
Figure 47. Consecutive Write Command.....	47
Figure 48. Single Read Command	47
Figure 49. Consecutive Read Command	47
Figure 50. Application Diagram	63

Tables

Table 1. Pin Description.....	9
Table 2. Pin Type Definition.....	10
Table 3: Absolute maximum ratings	11
Table 4. Electrostatic Discharge Ratings.....	11
Table 5: Recommended operating conditions	11

Table 6. FCQFN Ratings	12
Table 7: CH1 Buck Converter Electrical Characteristics	12
Table 8: CH2 Buck Converter Electrical Characteristics	14
Table 9: CH3 Buck Converter Electrical Characteristics	16
Table 10: CH4 Buck Converter Electrical Characteristics	18
Table 11: LDO Electrical Characteristics	20
Table 12: ADC Electrical Characteristics	21
Table 13: Supervision Electrical Characteristics	21
Table 14: Quiescent Current Characteristics	23
Table 15: I2C Electrical Characteristics	25
Table 16: Digital I/O Electrical Characteristics	26
Table 17. Register Map	48
Table 18. PMC_PGOOD_UV (0x0000)	50
Table 19. PMC_CH_OC (0x0001)	51
Table 20. PMC_CH_OV (0x0002)	52
Table 21. PMC_CH_UV (0x0003)	52
Table 22. PMC_ADC_ENABLE (0x0004)	53
Table 23. PMC_CH_EN (0x0005)	53
Table 24. PMC_VOUT_BUCK1 (0x0007)	54
Table 25. PMC_VOUT_BUCK2 (0x0008)	54
Table 26. PMC_VOUT_BUCK3 (0x0009)	54
Table 27. PMC_VOUT_BUCK4 (0x000A)	54
Table 28. PMC_PHASE_INTERLEAVING (0x000B)	55
Table 29. PMC_BUCK_SEQ_GRP (0x000C)	55
Table 30. PMC_LDO_SEQ_GRP (0x000D)	56
Table 31. PMC_PG1 (0x000E)	56
Table 32. PMC_PG2 (0x000F)	57
Table 33. PMC_DISCHARGE (0x0010)	58
Table 34. PMC_TEMP (0x0011)	59
Table 35. PMC_ADC0 (0x0012)	59
Table 36. PMC_ADC1 (0x0013)	59
Table 37. PMC_REVISION_ID (0x0014)	59
Table 38. OTP_CONFIG_ID (0x0062)	60
Table 39. MSL Classification	61
Table 40. Ordering Information	62
Table 41. Target MPU	62
Table 42. Recommended Capacitor Types	64
Table 43. Recommended Resistor Type	64
Table 44. Recommended Inductor Type	64

1. Terms and Definitions

ADC	Analog to digital converter
CH<x>	Channel <x>, where x = 1 to 4
DVC	Dynamic voltage control
ESD	Electrostatic discharge
FCQFN	Flip chip quad flat-pack no-lead (package)
GPADC	General purpose ADC
LDO	Low dropout regulator
MSB	Most significant bit
OC	Over-current protection
OTP	One-time programmable
OVP	Over-voltage protection
OVLO	Over-voltage lockout
PFM	Pulse frequency modulation
PMIC	Power management integrated circuit
POR	Power-on reset
PWM	Pulse width modulation
SAR	Successive approximation register
TSD	Thermal shutdown
UVP	Under-voltage protection
UVLO	Under-voltage lockout

2. References

[1] NXP Semiconductors N.V., UM10204 I²C-Bus Specification and User Manual, Revision 6

Note 1 References are for the latest published version, unless otherwise indicated.

3. Overview

3.1 Block Diagram




Figure 2. Block Diagram

4. Pin Information

4.1 Pin Assignments




Figure 3. FCQFN Pinout Diagram (Top View)

4.2 Pin Descriptions

Table 1. Pin Description

Pin #	Pin Name	Type (Table 2)	Description
1	VDDIO	PWR	Supply to enable the I ² C communication
2	SDA	DIOD	I ² C interface data, connect SDA to the logic rail via a pull-up resistor
3	SCL	DI	I ² C interface data, connect SCL to the logic rail via a pull-up resistor
4	NC	DI	Not used, connect to GND
5	PG1	DO	Power-good output 1, open drain
6	EN	DI	Chip enable (when pulled low, shuts down entire chip after power down sequencing complete)
7	LDOIN	PWR	LDO input, bypass to ground with a ceramic capacitor
8	LDOOUT	PWR	Output of LDO
9	FB2	AI	CH2 Buck output voltage feedback connection
10	PGND2	GND	CH2 Buck converter power ground
11	LX2	PWR	CH2 Buck converter switching node
12	PVIN2	PWR	CH2 Buck converter input
13	PVIN4	PWR	CH4 Buck converter input

Pin #	Pin Name	Type (Table 2)	Description
14, 15, 16	LX4	PWR	CH4 Buck converter switching node
17, 18	PGND4	GND	CH4 Buck converter power ground
19	FB4	AI	CH4 Buck output voltage feedback connection
20	PG2	DO	Power-good output 2, open drain
21	AN1	AI	Input to ADC
22	AN0	AI	Input to ADC
23	AGND	GND	Quiet ground connection, connect to a quiet ground area
24, 31	VSYS	PWR	Filtered from VIN through an RC to provide a clean 5 V supply
25	FB1	AI	CH1 Buck output voltage feedback connection
26	PGND1	GND	CH1 Buck converter power ground
27	LX1	PWR	CH1 Buck converter switching node
28	PVIN1	PWR	CH1 Buck converter input – internally connected to PVIN3
29	PVIN3	PWR	CH3 Buck converter input – internally connected to PVIN1
30	LX3	PWR	CH3 Buck converter switching node
32	FB3	AI	CH3 Buck output voltage feedback connection
PAD	GND	GND	Package central pad, connect to PGND

Table 2. Pin Type Definition

Pin type	Description	Pin type	Description
DI	Digital input	AI	Analog input
DO	Digital output	AIO	Analog input/output
DIO	Digital input/output	PWR	Power
DIOD	Digital input/output open drain	GND	Ground

5. Specifications

5.1 Absolute Maximum Ratings

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, so functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification are not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

Table 3: Absolute maximum ratings

Parameter	Description	Conditions	Min	Max	Unit
T _{STG}	Storage temperature		-60	150	°C
T _J	Operating ambient temperature		-40	150	°C
V _{SYS}	System supply voltage	Referenced to AGND	-0.3	6	V
LX _{DC}	Switching node	DC	-0.3	6	V
LX _{AC}	Switching node	AC, less than 10 ns	-2	8	V
V _{PIN}	All other pins	Referenced to AGND	-0.3	6	V

5.2 Electrostatic Discharge Ratings

Table 4. Electrostatic Discharge Ratings

Parameter	Description	Conditions	Rating	Unit
V _{ESD_HBM}	Maximum ESD protection	Human body model (HBM) All exposed pins	2	kV
V _{ESD_CDM}	Maximum ESD protection	Charged device model (CDM)	0.5	kV

5.3 Recommended Operating Conditions

Table 5: Recommended operating conditions

Parameter	Description	Conditions	Min	Typ	Max	Unit
T _A	Operating ambient temperature		-40		85	°C
T _J	Operating junction temperature		-40		125	°C
V _{SYS}	Input supply voltage		4		5.5	V
V _{PIN}	Voltage on all other pins		-0.3		V _{IN} +0.3	V
V _{DDIO}	I ² C enable voltage			3.3		V

5.4 Thermal Specifications

Table 6. FCQFN Ratings

Parameter	Description	Conditions	Min	Typ	Max	Unit
R _{θ_JA}	Thermal resistance junction to ambient (Note 1)			24.3		°C/W
R _{θ_JB}	Thermal resistance junction to board (Note 1)			12.5		
R _{θ_JC}	Thermal resistance junction to case (Note 1)			13.5		
P _D	Power dissipation	Derating factor above T _A = 65 °C, 41.1 mW/°C (1/R _{θ_JA})		2.47		W

Note 1 Obtained from package thermal simulation, JEDEC JESD51-2 still air test environment using 4-layer board at T_A = 65 °C with 36 thermal vias. Influenced by PCB technology and layout.

5.5 Electrical Specifications

All Min/Max specification limits are guaranteed by design, production testing, and/or statistical characterization, and are valid over the full operating temperature range and power supply range unless otherwise noted.

Typical values are based on characterization results at default measurement conditions and are informative only. Default measurement conditions (unless otherwise specified): V_{IN} = 5.0 V, T_A = 25 °C.

5.5.1 CH1 Buck Converter Characteristics

Table 7: CH1 Buck Converter Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
External electrical conditions						
V _{IN}	Input voltage of power stage		4	5	5.5	V
C _{OUT}	Output capacitance, including voltage and temperature coefficient	2 x 47 μF	47	94	122.2	μF
ESR _{COUT}	Output capacitor series resistance	f > 100 kHz		3		mΩ
L	Inductor value, including current and temperature dependence		0.23	0.47	0.61	μH
DCR _L	Inductor DC resistance			20	50	mΩ
Electrical performance						
I _{OUT}	Maximum output current		1500			mA
I _{Q_AUTO}	Quiescent current in Auto mode (no switching)			51		μA
f _{SW}	Switching frequency		1.9	2	2.1	MHz
V _{OUT}	Range of output voltage, programmable in 20 mV steps	V _{IN} = 4.0 V to 5.5 V	2.1	3.3	3.3	V
V _{OUT_STP}	Output voltage programable step			20		mV

Parameter	Description	Conditions	Min	Typ	Max	Unit
V _{OUT_ACC_DFLT}	Accuracy of default output voltage	In PWM mode V _{OUT} = 3.3 V I _{OUT} = 1 A	3.267	3.3	3.33	V
V _{OUT_ACC_DC}	Output voltage accuracy in PWM mode, including static line and load regulation		-1		1	%
V _{OUT_ACC_LINE}	Static line regulation			0.5		%/V
V _{OUT_ACC_LD}	Static load regulation	In PWM mode I _{OUT} = 1.5 A		0.1		%/A
V _{OUT_ACC_ACDC}	Output voltage accuracy, including PWM/PFM ripple and load transient	V _{OUT} = 3.3 V C _{OUT} = 2 x 47 μF Load transient 1: from 0.5*I _{MAX} to I _{MAX} in 0.2 A/μs Load transient 2: from 50 mA to 0.5*I _{MAX} in 0.2 A/μs I _{MAX} = 1.5 A V _{IN} = 5.0 V T _A = 25 °C	-2		3	%
I _{POSLIM}	Positive over-current limit threshold		3	4		A
V _{THR_OVP_RISE}	Over-voltage protection threshold		200	300	400	mV
V _{THR_UVP_FALL}	Under-voltage protection threshold		-400	-300	-200	mV
SR _{DVC}	Output voltage slew rate			2.5		mV/μs
R _{DCHG}	Discharge resistance for LX node			67		Ω
t _{ON_MIN}	Buck LX minimum on time			20		ns
SR _{SS}	Soft start slew rate			2.5		mV/μs
SR _{SDCHG}	Soft discharge slew rate			2.5		mV/μs

5.5.2 CH2 Buck Converter Characteristics

Table 8: CH2 Buck Converter Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
External electrical conditions						
V _{IN}	Input voltage of power stage		4	5	5.5	V
C _{OUT}	Output capacitance, including voltage and temperature coefficient	2 x 47 μ F	47	94	122.2	μ F
ESR _{COUT}	Output capacitor series resistance	f > 100 kHz		3		m Ω
L	Inductor value, including current and temperature dependence		0.23	0.47	0.61	μ H
DCR _L	Inductor DC resistance			20	50	m Ω
Electrical performance						
I _{OUT}	Maximum output current		1500			mA
I _{Q_AUTO}	Quiescent current in Auto mode (no switching)			51		μ A
f _{sw}	Switching frequency		1.9	2	2.1	MHz
V _{OUT}	Output voltage range, programmable in 20 mV steps	V _{IN} = 4.0 V to 5.5 V	1.5	1.8	2.6	V
V _{OUT_STP}	Output voltage programable step			20		mV
V _{OUT_ACC_DFLT}	Accuracy of default output voltage	In PWM mode V _{OUT} = 1.8 V I _{OUT} = 1 A	1.782	1.8	1.818	V
V _{OUT_ACC_DC}	Output voltage accuracy in PWM mode, including static line and load regulation		-1		1	%
V _{OUT_ACC_LINE}	Static line regulation			0.5		%/V
V _{OUT_ACC_LD}	Static load regulation	In PWM mode I _{OUT} = 1.5 A		0.1		%/A
V _{OUT_ACC_ACDC}	Output voltage accuracy, including PWM/PFM ripple and load transient	V _{OUT} = 1.8 V C _{OUT} = 2 x 47 μ F Load transient 1: from 0.5*I _{MAX} to I _{MAX} in 0.2 A/ μ s Load transient 2: from 50 mA to 0.5*I _{MAX} in 0.2 A/ μ s I _{MAX} = 1.5 A V _{IN} = 5.0 V T _A = 25 °C	-2		3	%
I _{POSLIM}	Positive over-current limit threshold		3	4		A

Parameter	Description	Conditions	Min	Typ	Max	Unit
V _{THR_OVP_RISE}	Over-voltage protection threshold		200	300	400	mV
V _{THR_UVP_FALL}	Under-voltage protection threshold		-400	-300	-200	mV
R _{DCHG}	Discharge resistance for LX node			67		Ω
SR _{DVC}	Output voltage slew rate			2.5		mV/μs
t _{ON_MIN}	Buck LX minimum on time			20		ns
SR _{SS}	Soft start slew rate			2.5		mV/μs
SR _{SDCHG}	Soft discharge slew rate			2.5		mV/μs

5.5.3 CH3 Buck Converter Characteristics

Table 9: CH3 Buck Converter Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
External electrical conditions						
V _{IN}	Input voltage of power stage		4	5	5.5	V
C _{OUT}	Output capacitance, including voltage and temperature coefficient	3 x 47 µF	70.5	141	183.3	µF
ESR _{COUT}	Output capacitor series resistance	f > 100 kHz		3		mΩ
L	Inductor value, including current and temperature dependence		0.23	0.47	0.61	µH
DCR _L	Inductor DC resistance			20	50	mΩ
Electrical performance						
I _{OUT}	Maximum output current		1500			mA
I _{Q_AUTO}	Quiescent current in Auto mode (no switching)			56		µA
f _{sw}	Switching frequency		1.9	2	2.1	MHz
V _{OUT}	Output voltage range	V _{IN} = 4.0 V to 5.5 V	0.9	1.2	1.3	V
V _{OUT_STP}	Output voltage programable step			5		mV
V _{OUT_ACC_DFLT}	Accuracy of default output voltage	In PWM mode V _{OUT} = 1.2 V I _{OUT} = 1 A	1.188	1.2	1.1212	V
V _{OUT_ACC_DC}	Output voltage accuracy in PWM mode, including static line and load regulation		-1		1	%
V _{OUT_ACC_LINE}	Static line regulation			0.5		%/V
V _{OUT_ACC_LD}	Static load regulation	In PWM mode I _{OUT} = 1.5 A		0.1		%/A
V _{OUT_ACC_ACDC}	Output voltage accuracy, including PWM/PFM ripple and load transient	V _{OUT} = 1.2 V C _{OUT} = 3 x 47 µF Load transient 1: from 0.5*I _{MAX} to I _{MAX} in 0.2 A/µs Load transient 2: from 50 mA to 0.5*I _{MAX} in 0.2 A/µs I _{MAX} = 1.5 A V _{IN} = 5.0 V T _A = 25 °C	-2		4	%
I _{POSLIM}	Positive over-current limit threshold		3	4		A

Parameter	Description	Conditions	Min	Typ	Max	Unit
V _{THR_OVP_RISE}	Over-voltage protection threshold		200	300	400	mV
V _{THR_UVP_FALL}	Under-voltage protection threshold		-400	-300	-200	mV
SR _{DVC}	Output voltage slew rate			10		mV/μs
R _{DCHG}	Discharge resistance for LX node			67		Ω
t _{ON_MIN}	Buck LX minimum on time			20		ns
SR _{SS}	Soft start slew rate			1.25		mV/μs
SR _{SDCHG}	Soft discharge slew rate			1.25		mV/μs

NOTE

V_{OUT} can be extended to 1.35 V and 1.8 V.

To set V_{OUT} = 1.35 V, write the following sequence:

```
WRITE DA9080_I2C 0x0009 0x50 //VOUT = 1.3 V
WRITE DA9080_I2C 0x005D 0x00 //Enable write access to Register 0x0017
WRITE DA9080_I2C 0x005E 0xB0
WRITE DA9080_I2C 0x005E 0xA9
WRITE DA9080_I2C 0x005E 0x8A
WRITE DA9080_I2C 0x005E 0xA7
WRITE DA9080_I2C 0x005E 0xA8
WRITE DA9080_I2C 0x005E 0xB1
WRITE DA9080_I2C 0x0017 0x5F //VOUT = 1.35 V
WRITE DA9080_I2C 0x005D 0x00 //Disable write access to Register 0x0017
WRITE DA9080_I2C 0x005E 0x00
```

To set V_{OUT} = 1.8 V, write the following sequence:

```
WRITE DA9080_I2C 0x0009 0x50 //VOUT = 1.3 V
WRITE DA9080_I2C 0x005D 0x00 //Enable write access to Register 0x0017
WRITE DA9080_I2C 0x005E 0xB0
WRITE DA9080_I2C 0x005E 0xA9
WRITE DA9080_I2C 0x005E 0x8A
WRITE DA9080_I2C 0x005E 0xA7
WRITE DA9080_I2C 0x005E 0xA8
WRITE DA9080_I2C 0x005E 0xB1
WRITE DA9080_I2C 0x0017 0x8C //VOUT = 1.8 VS
WRITE DA9080_I2C 0x005D 0x00 //Disable write access to Register 0x0017
WRITE DA9080_I2C 0x005E 0x00
```

5.5.4 CH4 Buck Converter Characteristics

Table 10: CH4 Buck Converter Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
External electrical conditions						
V _{IN}	Input voltage of power stage		4	5	5.5	V
C _{OUT}	Output capacitance, including voltage and temperature coefficient	4 x 47 μF	94	188	244.4	μF
ESR _{COUT}	Output capacitor series resistance	f > 100 kHz		3		mΩ
L	Inductor value, including current and temperature dependence		0.23	0.47	0.61	μH
DCR _L	Inductor DC resistance			20	50	mΩ
Electrical performance						
I _{OUT}	Maximum output current		5000			mA
I _{Q_AUTO}	Quiescent current in Auto mode (no switching)			56		μA
f _{sw}	Switching frequency		1.9	2	2.1	MHz
V _{OUT}	Output voltage range	V _{IN} = 4.0 V to 5.5 V	0.8	1	1.4	V
V _{OUT_STP}	Output voltage programable step			5		mV
V _{OUT_ACC_DFLT}	Accuracy of default output voltage	In PWM mode V _{OUT} = 1.0 V I _{OUT} = 1 A	0.99	1	1.01	V
V _{OUT_ACC_DC}	Output voltage accuracy in PWM mode, including static line and load regulation		-1		1	%
V _{OUT_ACC_LINE}	Static line regulation			0.5		%/V
V _{OUT_ACC_LD}	Static load regulation	In PWM mode I _{OUT} = 5 A		0.1		%/A
V _{OUT_ACC_ACDC}	Output voltage accuracy, including PWM/PFM ripple and load transient	V _{OUT} = 1.0 V C _{OUT} = 4 x 47 μF Load transient 1: from 0.5*I _{MAX} to I _{MAX} in 0.2 A/μs Load transient 2: from 50 mA to 0.5*I _{MAX} in 0.2 A/μs I _{MAX} = 5 A V _{IN} = 5.0 V T _A = 25 °C	-4		4	%

Parameter	Description	Conditions	Min	Typ	Max	Unit
V _{OUT_ACC_ACDC_FULL}	Output voltage accuracy, including PWM/PFM ripple and load transient in full load	V _{OUT} = 1.0 V C _{OUT} = 4 x 47 μF Load transient: from 50 mA to I _{MAX} in 0.2 A/μs I _{MAX} = 5 A V _{IN} = 5.0 V T _A = 25 °C	-5		5	%
I _{POSLIM}	Positive over-current limit threshold		7	8.5		A
V _{THR_OVP_RISE}	Over-voltage protection threshold		200	300	400	mV
V _{THR_UVP_FALL}	Under-voltage protection threshold		-400	-300	-200	mV
SR _{DVC}	Output voltage slew rate			10		mV/μs
R _{DCHG}	Discharge resistance for LX node			67		Ω
t _{ON_MIN}	Buck LX minimum on time			20		ns
SR _{SS}	Soft start slew rate			1.25		mV/μs
SR _{SDCHG}	Soft discharge slew rate			1.25		mV/μs

5.5.5 LDO Characteristics

Table 11: LDO Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
External electrical conditions						
V _{IN}	Input voltage of power stage		4	5	5.5	V
C _{OUT}	Output capacitance, including voltage and temperature coefficient		2.3	4.7	6.1	μF
Electrical performance						
I _{OUT}	Maximum output current		200			mA
I _Q	Quiescent current			3.7		μA
V _{OUT}	Output voltage			3.3		V
V _{OUT_ACC_DFLT}	Accuracy of default output voltage	V _{IN} = 5 V I _{OUT} = 10 mA T _A = 25 °C	3.267	3.3	3.33	V
V _{OUT_ACC_LINE}	Static line regulation	I _{OUT} = 10 mA		0.1		%/V
V _{OUT_ACC_LD}	Static load regulation	I _{OUT} = 0 mA to 0.2 A		0.83		%/A
V _{OUT_ACC_ACDC}	Output voltage accuracy including load transient	C _{OUT} = 4.7 μF Transient1: Load = 5 mA to 50 mA @ 0.2 A/μs Transient2: Load = 50 mA to 0.1 A @ 0.2 A/μs	-30		30	mV
t _{SS}	Soft start time (not DVC controlled)	No load condition C _{OUT} = 4.7 μF		0.56	0.8	ms
t _{SS_TOUT}	Soft start timeout time			1.3		ms
t _{LDO_OFF}	Time slot allocated for LDO off sequence			1.3		ms
I _{INRUSH}	Inrush current	V _{IN} = 5 V T _A = 25 °C C _{OUT} = 4.7 μF			300	mA
I _{LIM}	Current limit threshold	C _{OUT} = 4.7 μF	200			mA
V _{THR_UVP_FALL}	Under-voltage protection threshold			2.92		V
V _{THR_PG_RISE}	Power-good threshold			3		V
V _{HYS_PG}	Power-good hysteresis			80		mV
V _{DROPOUT}	Voltage drop from LDOIN to LDOOUT	I _{OUT} = 200 mA T _A = 25 °C C _{OUT} = 4.7 μF		200	400	mV
R _{DCHG}	Discharge resistance			47		Ω

5.5.6 ADC Characteristics

Table 12: ADC Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
Electrical performance						
V _{IN}	AN0/1 Input voltage range		0		5.1	V
R _{IN}	AN0/1 Input Resistance			1.235		MΩ
M	ADC resolution			8		bit
V _{ERR_RT}	Total conversion error	AN0/1 = 0.05 V to 5.1 V T _A = 25 °C	-20		20	mV
V _{ERR}	Total conversion error	AN0/1 = 0.05 V to 5.1 V	-40		40	mV
V _{OFS}	0 V input offset error	AN0/1 = 0 V	-40		50	mV
DNL	Differential non-linearity	AN0/1 = 0.05 V to 5.1 V	-1		1	LSB
INL	Integral non-linearity	AN0/1 = 0.05 V to 5.1 V	-2		2	LSB
V _{RES}	Voltage resolution	With respect to AN0/1		20		mV/LSB
T _{RES_SENSE}	Temperature sensor resolution	Per step		-1.97		°C/step
t _{ACQ_TOT}	Total acquisition Time			100		μs
I _Q	Quiescent current	ADC enabled		160		μA

5.5.7 Supervision Characteristics

Table 13: Supervision Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
Electrical performance						
t _{FALL_DEB}	VSYS UVLO/VINGOOD Falling Debounce time			10		μs
t _{RISE_DEB}	VSYS UVLO/VINGOOD Rising Debounce time			1		ms
V _{THR_UVLO_FALL}	V _{IN} UVLO threshold for V _{IN} falling			3.6		V
V _{THR_UVLO_HYS}	V _{IN} UVLO hysteresis			0.2		V
V _{THR_RISE}	Input voltage good threshold	Voltage rising		4.6		V
V _{THR_RISE_ACC}	Input voltage good threshold accuracy		-2		2	%
V _{THR_HYS}	Input voltage good hysteresis			0.2		V
T _{THR_SHDN}	Thermal shutdown threshold		130	140	150	°C
T _{THR_SHDN_HYS}	Thermal shutdown hysteresis			15		°C

Parameter	Description	Conditions	Min	Typ	Max	Unit
t _{FLT_DEB}	Fault detect debounce time	OVP and UVP		10		μs
t _{HICCUP}	Hiccup restart delay			64		ms
t _{PG}	Individual supply PG delay			2		ms
t _{PG1_2}	PG1 and PG2 pins PG delay			10		ms

5.5.8 Quiescent Current Characteristics

Table 14: Quiescent Current Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
Electrical performance						
I _{VSYS_SHDN}	Total current of VSYS pin	SHUTDOWN mode V _{SYS} = 5 V V _{DDIO} = 0 V T _A = -40 °C to 85 °C EN = L or FORCE_DISABLE = H CH<x> = All OFF		10	30	μA
I _{PVINx_SHDN}	Total current from PVIN1, PVIN2, PVIN3, and PVIN4 pins	SHUTDOWN mode V _{SYS} = 5 V V _{DDIO} = 0 V T _A = -40 °C to 85 °C EN = L or FORCE_DISABLE = H CH<x> = All OFF		0	10	μA
I _{LDOIN_SHDN}	Total current of LDOIN pin	SHUTDOWN mode V _{SYS} = 5 V V _{DDIO} = 0 V T _A = -40 °C to 85 °C EN = L or FORCE_DISABLE = H CH<x> = All OFF		0	1	μA
I _{VSYS_OP}	Total current of VSYS pin	OPERATING mode EN = H and FORCE_DISABLE = L CH<x> = All ON Buck: ON with no switching and no load LDO: ON with no load ADC: ON IO: Non I ² C communication		500	600	μA
I _{PVINx_OP}	Total current from PVIN1, PVIN2, PVIN3, and PVIN4 pins	OPERATING mode EN = H and FORCE_DISABLE = L CH<x> = All ON Buck: ON with no switching and no load		0	10	μA
I _{VDDIO}	Total current from VDDIO pin	No I ² C communication V _{SYS} = 5 V V _{DDIO} = 3.3 V SCL = SDA = H		0.16	1	μA

Parameter	Description	Conditions	Min	Typ	Max	Unit
I _{LDOIN_OP}	Total current of LDOIN pin	OPERATING mode EN = H and FORCE_DISABLE = L CH<x> = All ON LDO: ON with no load		2.7	10	μA

5.5.9 I²C Characteristics

Table 15: I2C Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
Electrical performance						
Standard/Fast/Fast+ Mode						
t _{BUS}	Bus free time between a STOP and START condition		0.5			μs
C _{BUS}	Bus line capacitive load				150	pF
f _{SCL}	SCL clock frequency				1000	kHz
t _{LO_SCL}	SCL low time		0.5			μs
t _{HI_SCL}	SCL high time		0.26			μs
t _{RISE}	SCL and SDA rise time. Requirement for input.				1000	ns
t _{FALL}	SCL and SDA fall time. Requirement for input.				300	ns
t _{SETUP_START}	Start condition setup time		0.26			μs
t _{HOLD_START}	Start condition hold time		0.26			μs
t _{SETUP_STOP}	Stop condition setup time		0.26			μs
t _{DATA}	Data valid time				0.45	μs
t _{DATA_ACK}	Data valid acknowledge time				0.45	μs
t _{SETUP_DATA}	Data setup time		50			ns
t _{HOLD_DATA}	Data hold time		0			ns
t _{SPIKE}	Spike suppression pulse width		0		50	ns

5.5.10 Digital I/O Characteristics

Table 16: Digital I/O Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
Electrical performance						
V _{IH_SCL_SDA}	Input high voltage, SCL, SDA		1.2			V
V _{IL_SCL_SDA}	Input low voltage, SCL, SDA				0.4	V
V _{OL_PG1}	PG1 output low voltage, POR	I _{OUT} = 3 mA			0.4	V
V _{OL_PG2}	PG2 output low voltage, POR	I _{OUT} = 3 mA			0.4	V
V _{OL_SDA}	Output low voltage, SDA	I _{OUT} = 3 mA			0.4	V
V _{IH_EN}	Input high voltage, CH1SEL		1.2			V
V _{IL_EN}	Input low voltage, CH1SEL				0.4	V
t _{ENH_DEB}	EN Pin rising debounce time			100		ms
t _{ENL_DEB}	EN Pin falling debounce time			10		μs

6. Typical Performance Graphs

This section contains some typical performance data for the DA9080 device. Unless otherwise noted, the operating conditions are:

$T_A = 25\text{ }^\circ\text{C}$, $V_{IN} = 5\text{ V}$, $f_{sw} = 2\text{ MHz}$, $L = 470\text{ nH}$, and $C_{OUT_1,2} = 2 \times 47\text{ }\mu\text{F}$, $C_{OUT_3} = 3 \times 47\text{ }\mu\text{F}$, $C_{OUT_4} = 4 \times 47\text{ }\mu\text{F}$

Note 1 AUTO mode = Automatic transitions between PWM mode and PFM.

Note 2 PWM mode = Forced PWM.




Figure 4. CH1 Buck Efficiency in Auto Mode




Figure 5. CH1 Buck Efficiency in PWM Mode




Figure 6. CH2 Buck Efficiency in Auto Mode




Figure 7. CH2 Buck Efficiency in PWM Mode




Figure 8. CH3 Buck Efficiency in Auto Mode




Figure 9. CH3 Buck Efficiency in PWM Mode




Figure 10. CH4 Buck Efficiency in Auto Mode




Figure 11. CH4 Buck Efficiency in PWM Mode




Figure 12. CH1 Buck Load Regulation in Auto Mode




Figure 13. CH1 Buck Load Regulation in PWM Mode




Figure 14. CH2 Buck Load Regulation in Auto Mode




Figure 15. CH2 Buck Load Regulation in PWM Mode




Figure 16. CH3 Buck Load Regulation in Auto Mode




Figure 17. CH3 Buck Load Regulation in PWM Mode




Figure 18. CH4 Buck Load Regulation in Auto Mode




Figure 19. CH4 Buck Load Regulation in PWM Mode




Figure 20. CH1 Buck Line Regulation in Auto Mode




Figure 21. CH2 Buck Line Regulation in Auto Mode




Figure 22. CH3 Buck Line Regulation in Auto Mode




Figure 23. CH4 Buck Line Regulation in Auto Mode




Figure 24. CH1 Buck Minimum and Maximum Ripple in Auto Mode




Figure 25. CH2 Buck Minimum and Maximum Ripple in Auto Mode




Figure 26. CH3 Buck Minimum and Maximum Ripple in Auto Mode




Figure 27. CH4 Buck Minimum and Maximum Ripple in Auto Mode




Figure 28. CH1 Buck Load Transient Behavior for 0.05 A to 0.75 A at Rate 0.2 A/µs ($V_{OUT} = 3.3 V$)




Figure 29. CH2 Buck Load Transient Behavior for 0.05 A to 0.75 A at Rate 0.2 A/µs ($V_{OUT} = 1.8 V$)




Figure 30. CH3 Buck Load Transient Behavior for 0.05 A to 0.75 A at Rate 0.2 A/μs (V_{OUT} = 1.1 V)




Figure 31. CH4 Buck Load Transient Behavior for 0.05 A to 2.5 A at Rate 0.2 A/μs (V_{OUT} = 1.1 V)




Figure 32. CH1 Buck Load Transient Behavior for 0.75 A to 1.5 A at Rate 0.2 A/μs (V_{OUT} = 3.3 V)




Figure 33. CH2 Buck Load Transient Behavior for 0.75 A to 1.5 A at Rate 0.2 A/μs (V_{OUT} = 1.8 V)




Figure 34. CH3 Buck Load Transient Behavior for 0.75 A to 1.5 A at Rate 0.2 A/μs (V_{OUT} = 1.1 V)




Figure 35. CH4 Buck Load Transient Behavior for 2.5 A to 5 A at Rate 0.2 A/μs (V_{OUT} = 1.1 V)




Figure 36. LDO Load Regulation




Figure 37. LDO Line Regulation (V_{OUT} = 3.3 V)

7. Functional States

DA9080 functional states are shown in Figure 38.




Figure 38. FSM States

8. Sequencer

8.1 Functional Description

DA9080 includes a sequencer to control the power-up and power-down behavior. Any number of voltage supplies (bucks and LDO) can be grouped and assigned to a sequencer slot; for example, CH2 Buck and LDO may both be assigned to slot one. Four sequencer slots are provided.

When the sequencer starts, all supplies in slot one are enabled. The sequencer then waits until all the enabled supplies have started correctly as confirmed by the corresponding power-good indicator (see Section 9.3). A blanking time is applied during supply startup to prevent fault conditions being registered. A delay, t_{PG} , is applied between a supply starting correctly and that supply's power-good (PG) indicator being set.

Once all the power-good indicators have been set in slot one, the sequencer moves to slot two and repeat the process. When all slots are completed, the power-up sequence is finished.

If no supplies have been assigned to a slot then the slot completes immediately and the sequencer moves on to the next slot.

For power-down the sequencer is run with reverse slot order. Supplies assigned to slot four are disabled first. When disabled, each buck ramps down the output voltage to the minimum code and then discharges using the internal pull-down resistor. As the LDO is unable to actively discharge its output voltage, when disabled, the LDO uses an internal pull-down resistor to discharge the output voltage.

Once the output voltage discharge ramp is finished, and after a suitable delay, the slot is completed and the sequencer moves to slot three and repeats the process. When all slots are complete, the power-down sequence is finished.

The startup and shutdown sequencers may be triggered by register write. The FORCE_DISABLE register bit will shut down the regulators if written high whilst the chip is enabled. When using this register care should be taken that the regulators are not also disabled by writing their individual enable registers: The FORCE_DISABLE register is located in the same register bank as the individual regulator enable bits (EN1/2/3/4/L). If the regulator enables are set low when FORCE_DISABLE is used then the regulators will not restart when FORCE_DISABLE is cleared.

8.2 Timing Diagrams

The following diagrams show examples of chip power-up and power-down.




Figure 39. Timing Diagram Example for Power-Up




Figure 40. Timing Diagram Example for Power-Down by EN Pin




Figure 41. Timing Diagram Example for Power-Down by DISABLE Bit

9. Supervision

9.1 Input Voltage Monitoring and Under-Voltage Lockout

The voltage at the VSYS pin is continually monitored. The status of this pin is reported in UV_CURRENT and UV_FLAG bits of the PMC_PGOOD_UV register. The UV_CURRENT bit provides the status (UV or not UV) of this pin; the UV_FLAG bit is sticky, being set when the voltage on the VSYS pin transitions below 4.4 V. The sticky bit is cleared by writing 1 to it. The host can poll these two bits to check the status of this pin. The input voltage monitor comparator has a 4.6 V rise threshold, 4.4 V fall threshold, and 0.2 V hysteresis, see Figure 42.




Figure 42. VSYS Monitoring

When the VSYS pin goes below 3.6 V, the device starts the shutdown sequence after 10 μ s of fall debounce time (t_{FALL_DEB}). When VSYS goes above 3.8 V, the device starts the start-up sequence after 64 ms of hiccup time (t_{HICCUP}), provided there is no UVLO condition, see Figure 43.




Figure 43. Timing Diagram Example for Power-Down by UVLO

9.2 Fault Protection

9.2.1 Over-Voltage, Under-Voltage, and Over-Current Protection

Each buck has over-voltage (OV), under-voltage (UV), and over-current (OC) fault protection.

Each buck has a current limit, IPOS LIM. When the current limit is reached, the BUCK<x>_OC_EVENT bit in the PMC_CH_OC register is set to 0x1. Although the shutdown operation is not executed by the OC fault protection, if the current is exceeding IPOS LIM, the output voltage falls below VTHR_UVP_FALL.

When the buck output drops below VTHR_UVP_FALL, or increases above VTHR_OVP_RISE, the BUCK<x>_PG_STAT bit in the PMC_PGOOD_UV register is set to 0x0. Additionally, BUCK<x>_UV_EVENT, or BUCK<x>_OV_EVENT, bit is set as 0x1 in its respective register. (PMC_CH_UV or PMC_CH_OV).

The LDO has under-voltage (UV) and over-current (OC) fault protection. When either of these conditions are met, status bits are set to 0x1 in dedicated registers, in a similar way to the bucks.

A supply voltage fault condition, on any supply, causes a power down and all supplies are disabled. The sequencer is run with reverse slot order. Supplies assigned to slot four are disabled first.

A re-start is initiated, after a blanking time, with a hiccup behavior. The outputs are discharged by the internal pull-down resistors prior to being enabled again.

The UV, OV and OC register bits are sticky and remain set through a hiccup cycle, see [Figure 44](#). The register bits are only cleared on a register write of 1.

9.2.2 Thermal Shutdown

DA9080 also has a thermal shutdown (TSD) function. When the die temperature goes above 140 °C (typ) (TTHR_SHDN), all the regulator outputs and the GPADC are shutdown. The sequencer is run with reverse slot order. Supplies assigned to slot four are disabled first.

The TSD event is recorded in a register OVERTEMP_EVENT bit<7> in PMC_CH_OC (0x01).

When the die temperature goes below 125 °C(typ), the start-up sequence is restarted.

Note that the I²C communication is halted during TSD, the OVERTEMP_EVENT bit cannot be read back at this time. The host should check the OVERTEMP_EVENT bit after the device has recovered from TSD. The OVERTEMP_EVENT bit is sticky and is cleared by over-writing the bit with 1.




Figure 44. Timing Diagram Example for a Hiccup Cycle

9.3 Power-Good Indicator

Each supply has a power-good (PG) indicator that is set once the supply has been enabled and has started correctly. After the supply becomes valid there is a delay, t_{PG} , before the PG indicator is set. For the bucks the PG indicator is the logical NOR of the UV and OV fault indicators.

During soft start the PG indicator is held low while the supply output is being ramped. When this ramp is completed, and assuming no fault conditions exist, the PG indicator is set (after t_{PG}). If a fault exists once the soft-start voltage ramp is completed a fault will be registered and all supplies are immediately disabled.

For the LDO there is a soft-start timeout period, $t_{SS_TIMEOUT}$, during which UV fault detection is blanked. After this period the LDO output is monitored for fault conditions.

During a dynamic voltage ramp the PG detection is blanked and held high. After the ramp has completed the blanking is removed and the PG status is re-evaluated.

The PG indicators are cleared immediately in the event of a fault.

9.3.1 Monitoring Groups of Power-Good Indicators via PG Pins

The output pins PG1 and PG2 are used to monitor the status of groups of PG indicators. Each pin's group is determined by setting a register bit associated with an individual supply's PG indicator. A PG pin is only set when all the PG indicators assigned to its group are set.

If no supplies are assigned to a PG pin then the pin is high impedance.

A delay is applied between the condition for the PG pin to be set and the PG1 or PG2 pin going high. This delay is in addition to the delay added to the individual supply PG indicators.

The status of any PG indicator can be read back via I²C.

10. Buck Converters

DA9080 has four channels of switching buck converters, CH1 Buck to CH4 Buck. Each of the bucks has an I²C programmable voltage register, which defines the output voltage. The channels are phase shifted by 0°, 90°, 180°, or 270°.

When a buck is enabled, its output voltage is controlled by a soft-start, output voltage ramp. When the buck output reaches the target voltage, the power-good indicator status bit is set.

If a buck is enabled while the output capacitor is already charged (at a non-zero voltage) the buck will not discharge the output during startup. The buck will not draw negative current while the soft-start target voltage is lower than the actual output voltage and the voltage will then rise smoothly once the soft-start voltage ramp exceeds the actual output voltage.

After a buck is disabled, the output voltage is completely discharged by the integrated pull-down resistor before a new start-up is executed.

A pull-down resistor for each channel is enabled when the channel is disabled. This feature can be disabled by setting dedicated register bits, each pull-down can be disabled individually per-buck.

10.1 Dynamic Voltage Control

Each buck converter supports DVC, with the following features:

- When the value of the target voltage changes, the output voltage updates to the new target value.
- The DVC controller operates in pulse width modulation (PWM) mode ([Note 1](#)) with synchronous rectification. During DVC operation the power-good indicator is available.

Note 1 At higher loads the bucks will operate in PWM at a fixed frequency. To support light loads the bucks will operate in pulse frequency modulation (PFM) mode. The bucks move between PFM and PWM automatically depending on the load requirements.

11. LDO

DA9080 has one LDO which provides a fixed, regulated 3.3 V output voltage.

The LDO has soft-start function and its output voltage gradually increases when the LDO is enabled.

A pull-down resistor for the LDO output is enabled when the LDO is disabled. This feature can be disabled by setting dedicated register bits.

12. General Purpose Analog-to-Digital Converter

DA9080 features an 8-bit successive approximation register (SAR) analog-to-digital converter (ADC).

The GPADC allows measurement of:

- Die temperature
- External voltages (AN0 and AN1)

The GPADC consists of an analog-to-digital converter (ADC) with 8-bit resolution, combined with an analog input multiplexer to select a variety of channels. The input MUX selects from the inputs and presents the channel to be measured to the ADC input.

12.1 Measurements on Internal Die Temperature Sensors

A die temperature sensor is placed near known heat sources on the die for managing power. The sensor consists of a bipolar junction diode which is fed by a current source. A measurement on this channel produces a reading of the voltage across the diode.

When using the ADC to measure the die temperature sensor, the output ADC code can be converted into °C using the formula: $T(^{\circ}\text{C}) = -1.97 * \text{CODE} + 349$.

12.2 Measurements of External Analog Signals

External analog signals can be measured using the GPADC. The pins AN0 and AN1 are provided as inputs for signals to be measured. Signals to be measured should be in the range 0 V to 5.1 V. In the case where the supply voltage, V_{SYS} , is lower than 5.1 V this does not limit the range of the GPADC and signals up to 5.1 V can still be measured.

Signals from AN0 and AN1 are directly input to the GPADC during conversion and so should not vary during conversion period. The GPADC assumes signals are DC for the duration of the conversion.

When using the ADC to measure the external signals, the output ADC code can be converted into a voltage by using the formula: $\text{AN0/1} = \text{CODE} * 20 \text{ mV} + 10 \text{ mV}$.

12.3 Triggering GPADC Conversions

GPADC operations are enabled by setting $\text{ADC_EN} = 0x1$. The ADC automatically converts all inputs sequentially, an ADC read command automatically updates all ADC input values. The 8-bit result is stored in the PMC_TEMP , PMC_ADC0 , and PMC_ADC1 registers.

13. I²C Communication

DA9080 includes an I²C-compatible 2-wire serial interface to access the internal registers. Through the I²C interface, the host processor controls each channel and reads back system status. The DA9080 only operates as a slave device.

The host processor provides the serial clock at the SCL pin. DA9080 supports I²C Standard-mode at 100 kHz, Fast-mode at 400 kHz, and Fast-mode Plus at 1000 kHz.

DA9080 SLAVE address is 0x1B.

The I²C data pin, SDA, is open drain which allows multiple devices to share a communication line.

All transmissions begin with a START condition issued from the Master while the bus is in an IDLE state (the bus is free). The START condition is initiated by a high to low transition on SDA while SCL is high. Alternately, a STOP condition is indicated by a low to high transition on SDA while SCL is high, see [Figure 45](#).




Figure 45. I²C Start (S) and Stop (P)

The I²C interface uses a two-byte serial protocol containing one byte for address and one byte for data. The data and address are transferred with MSB transmitted first for both read and write operations.

DA9080 monitors the serial bus for a valid SLAVE address when the interface is enabled. When it receives its own slave address, DA9080 immediately gives an Acknowledge signal to the host by pulling SDA low during the following clock cycle. A Not Acknowledge signal is given by a logic 1, not pulling down the SDA line.

A single-byte write is shown in [Figure 46](#). Here the slave address is followed by a write bit (low), the register address, and the write data. Finally, the transaction is terminated with a STOP.




Figure 46. Single Write Command

DA9080 also supports multiple byte writes, shown in [Figure 47](#). By not sending the STOP command, data is written to consecutive addresses.




Figure 47. Consecutive Write Command

The data read protocol differs from the write protocol. A read does not have a register address immediately preceding it. To read from a specific address, the register address is given by using a write command followed by a Repeated START. A single-byte read is shown in Figure 48. A Repeated START is followed by the slave address and a read bit. After the read data is returned to the host, the host then responds with a Not Acknowledge and a STOP.




Figure 48. Single Read Command

The DA9080 also supports a multiple byte read protocol. If the host responds to the returned data with an Acknowledge rather than Not Acknowledge and STOP, data will be read from sequential addresses until a Not Acknowledge and STOP command is given, as shown in Figure 49. If a read address is given with a write and Repeated START, consecutive addresses are read from the write address.




Figure 49. Consecutive Read Command

14. Register Definitions

NOTE	
<p>The register PMC_OPTION_02 is password protected. I²C access is required to unlock this register. Write the following sequence: WRITE Mason_I2C 0x005D 0x00 WRITE Mason_I2C 0x005E 0xB0 WRITE Mason_I2C 0x005E 0xA9 WRITE Mason_I2C 0x005E 0x8A WRITE Mason_I2C 0x005E 0xA7 WRITE Mason_I2C 0x005E 0xA8 WRITE Mason_I2C 0x005E 0xB1</p>	<p>To lock this register, write the following: WRITE Mason_I2C 0x005D 0x00 WRITE Mason_I2C 0x005E 0x00</p>

14.1 Register Maps

Table 17. Register Map

Addr	Register	7	6	5	4	3	2	1	0	Reset
Functional Registers										
PMIC Function Registers										
0x0000	PMC_PGOOD_UV	Reserved	UV_FLAG	UV_CURRENT	BUCK4_PG_STAT	BUCK3_PG_STAT	BUCK2_PG_STAT	BUCK1_PG_STAT	LDO_PG_STAT	0x00
0x0001	PMC_CH_OC	OVERTEMP_EVENT	Reserved	Reserved	BUCK4_OC_EVENT	BUCK3_OC_EVENT	BUCK2_OC_EVENT	BUCK1_OC_EVENT	LDO_OC_EVENT	0x00
0x0002	PMC_CH_OV	Reserved	Reserved	Reserved	BUCK4_OV_EVENT	BUCK3_OV_EVENT	BUCK2_OV_EVENT	BUCK1_OV_EVENT	Reserved	0x00
0x0003	PMC_CH_UV	Reserved	Reserved	Reserved	BUCK4_UV_EVENT	BUCK3_UV_EVENT	BUCK2_UV_EVENT	BUCK1_UV_EVENT	LDO_UV_EVENT	0x00
0x0004	PMC_ADC_ENABLE	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	ADC_EN	0x01
0x0005	PMC_CH_EN	Reserved	Reserved	FORCE_DISABLE	EN4	EN3	EN2	EN1	ENL	0x1F
0x0007	PMC_VOUT_BUCK1	VBUCK1<7:0>								0x3C

DA9080 Datasheet

Addr	Register	7	6	5	4	3	2	1	0	Reset	
0x0008	PMC_VOUT_BUCK2	VBUCK2<7:0>									0x0F
0x0009	PMC_VOUT_BUCK3	VBUCK3<7:0>									0x3C
0x000A	PMC_VOUT_BUCK4	VBUCK4<7:0>									0x28
0x000B	PMC_PHASE_INTERLEAVING	BUCK4_PHASE<1:0>			BUCK3_PHASE<1:0>		BUCK2_PHASE<1:0>		BUCK1_PHASE<1:0>		0xE4
0x000C	PMC_BUCK_SEQ_GRP	BUCK4_GRP<1:0>			BUCK3_GRP<1:0>		BUCK2_GRP<1:0>		BUCK1_GRP<1:0>		0xF9
0x000D	PMC_LDO_SEQ_GRP	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	LDO_GRP<1:0>			0x00
0x000E	PMC_PG1	Reserved	Reserved	Reserved	BUCK4_PG1	BUCK3_PG1	BUCK2_PG1	BUCK1_PG1	LDO_PG1	0x04	
0x000F	PMC_PG2	Reserved	Reserved	Reserved	BUCK4_PG2	BUCK3_PG2	BUCK2_PG2	BUCK1_PG2	LDO_PG2	0x1A	
0x0010	PMC_DISCHARGE	Reserved	Reserved	Reserved	BUCK4_DISCHARGE	BUCK3_DISCHARGE	BUCK2_DISCHARGE	BUCK1_DISCHARGE	LDO_DISCHARGE	0x1F	
0x0011	PMC_TEMP	TEMP<7:0>									0x00
0x0012	PMC_ADC0	ADC0<7:0>									0x00
0x0013	PMC_ADC1	ADC1<7:0>									0x00
0x0014	PMC_REVISION_ID	REVISION_ID<7:0>									0xE9
0x001D	PMC_OPTION_02	Reserved	Reserved	Reserved	Reserved	CH1_PWM	CH2_PWM	CH3_PWM	CH4_PWM	0xF0	
OTP Control											
0x0062	OTP_CONFIG_ID	CONFIG_REV<7:0>									0x00

14.2 Register Descriptions

14.2.1 PMIC Function Registers

Table 18. PMC_PGOOD_UV (0x0000)

Bit	Type	Field Name	Description	Reset
[6]	RW1C	UV_FLAG	Indicates the VSYS voltage once fell below 4.4 V after having once risen above 4.6 V. This is a sticky flag. Clear by a POR or writing 1 via I2C. Value Description 0x0 No UV_EVENT has happened 0x1 UV_EVENT has happened	0x0
[5]	R	UV_CURRENT	Indicates current VSYS under-voltage (UV) status. Value Description 0x0 Not in UV state. Current VSYS > 4.6 V 0x1 In UV state. Current VSYS < 4.4 V	0x0
[4]	R	BUCK4_PG_STAT	CH4 Buck power good (PG) status. Value Description 0x0 CH4 Buck output voltage is more than +/- 300 mV of target voltage 0x1 CH4 Buck output voltage is within +/-300 mV of target voltage	0x0
[3]	R	BUCK3_PG_STAT	CH3 Buck PG status. Value Description 0x0 CH3 Buck output voltage is more than +/- 300 mV of target voltage 0x1 CH3 Buck output voltage is within +/- 300 mV of target voltage	0x0
[2]	R	BUCK2_PG_STAT	CH2 Buck PG status. Value Description 0x0 CH2 Buck output voltage is more than +/- 300 mV of target voltage 0x1 CH2 Buck output voltage is within +/- 300 mV of target voltage	0x0
[1]	R	BUCK1_PG_STAT	CH1 Buck PG status. Value Description 0x0 CH1 Buck output voltage is more than +/- 300 mV of target voltage 0x1 CH1 Buck output voltage is within +/- 300 mV of target voltage	0x0
[0]	R	LDO_PG_STAT	LDO PG status. Value Description 0x0 LDO output voltage is not higher than 3.0 V 0x1 LDO output voltage is higher than 3.0 V	0x0

Table 19. PMC_CH_OC (0x0001)

Bit	Type	Field Name	Description	Reset
[7]	RW1C	OVERTEMP_EVENT	Indicates an over-temperature event. Clear by a POR or writing 1 via I2C. Value Description 0x0 No over-temperature event. 0x1 Over-temperature event.	0x0
[4]	RW1C	BUCK4_OC_EVENT	Indicates a CH4 Buck over-current (OC) event. Clear by a POR or writing 1 via I2C. Value Description 0x0 CH4 Buck no OC event 0x1 CH Buck OC event	0x0
[3]	RW1C	BUCK3_OC_EVENT	Indicates a CH3 Buck over-current event. Clear by a POR or writing 1 via I2C. Value Description 0x0 CH3 Buck no OC event 0x1 CH3 Buck OC event	0x0
[2]	RW1C	BUCK2_OC_EVENT	Indicates a CH2 Buck over-current event. Clear by a POR or writing 1 via I2C. Value Description 0x0 CH2 Buck no OC event 0x1 CH2 Buck OC event	0x0
[1]	RW1C	BUCK1_OC_EVENT	Indicates a CH1 Buck over-current event. Clear by a POR or writing 1 via I2C. Value Description 0x0 CH1 Buck no OC event 0x1 CH1 Buck OC event	0x0
[0]	RW1C	LDO_OC_EVENT	Indicates an LDO over-current event. Clear by a POR or writing 1 via I2C. Value Description 0x0 LDO no OC event 0x1 LDO OC event	0x0

Table 20. PMC_CH_OV (0x0002)

Bit	Type	Field Name	Description	Reset
[4]	RW1C	BUCK4_OV_EVENT	Indicates a CH4 Buck over-voltage (OV) event. Clear by a POR or writing 1 via I2C. Value Description 0x0 CH4 Buck no OV event 0x1 CH4 Buck OV event	0x0
[3]	RW1C	BUCK3_OV_EVENT	Indicates a CH3 Buck over-voltage event. Clear by a POR or writing 1 via I2C. Value Description 0x0 CH3 Buck no OV event 0x1 CH3 Buck OV event	0x0
[2]	RW1C	BUCK2_OV_EVENT	Indicates a CH2 Buck over-voltage event. Clear by a POR or writing 1 via I2C. Value Description 0x0 CH2 Buck no OV event 0x1 CH2 Buck OV event	0x0
[1]	RW1C	BUCK1_OV_EVENT	Indicates a CH1 Buck over-voltage event. Clear by a POR or writing 1 via I2C. Value Description 0x0 CH1 Buck no OV event 0x1 CH1 Buck OV event	0x0

Table 21. PMC_CH_UV (0x0003)

Bit	Type	Field Name	Description	Reset
[4]	RW1C	BUCK4_UV_EVENT	Indicates a CH4 Buck under-voltage (UV) event. Clear by a POR or writing 1 via I2C. Value Description 0x0 CH4 Buck no UV event 0x1 CH4 Buck UV event	0x0
[3]	RW1C	BUCK3_UV_EVENT	Indicates a CH3 Buck under-voltage event. Clear by a POR or writing 1 via I2C. Value Description 0x0 CH3 Buck no UV event 0x1 CH3 Buck UV event	0x0
[2]	RW1C	BUCK2_UV_EVENT	Indicates a CH2 Buck under-voltage event. Clear by a POR or writing 1 via I2C. Value Description 0x0 CH2 Buck no UV event 0x1 CH2 Buck UV event	0x0
[1]	RW1C	BUCK1_UV_EVENT	Indicates a CH1 Buck under-voltage event. Clear by a POR or writing 1 via I2C. Value Description	0x0

Bit	Type	Field Name	Description	Reset
			0x0 CH1 Buck no UV event 0x1 CH1 Buck UV event	
[0]	RW1C	LDO_UV_EVENT	Indicates an LDO UV event. Clear by a POR or writing 1 via I2C. Value Description 0x0 LDO no UV event 0x1 LDO UV event	0x0

Table 22. PMC_ADC_ENABLE (0x0004)

Bit	Type	Field Name	Description	Reset
[0]	RW	ADC_EN	ADC enable. Value Description 0x0 ADC disabled 0x1 ADC enabled	0x1

Table 23. PMC_CH_EN (0x0005)

Bit	Type	Field Name	Description	Reset
[5]	RW	FORCE_DISABLE	When this bit is set to 1 and the EN pin is high, a shutdown sequence starts. This bit is automatically cleared to 0 when the external EN pin is toggled low. Value Description 0x0 This function is off 0x1 This function is on	0x0
[4]	RW	EN4	CH4 Buck enable. Value Description 0x0 CH4 Buck disabled 0x1 CH4 Buck enabled	0x1
[3]	RW	EN3	CH3 Buck enable. Value Description 0x0 CH3 Buck disabled 0x1 CH3 Buck enabled	0x1
[2]	RW	EN2	CH2 Buck enable. Value Description 0x0 CH2 Buck disabled 0x1 CH2 Buck enabled	0x1
[1]	RW	EN1	CH1 Buck enable. Value Description 0x0 CH1 Buck disabled 0x1 CH1 Buck enabled	0x1
[0]	RW	ENL	LDO enable. Value Description	0x1

Bit	Type	Field Name	Description	Reset
			0x0 LDO disabled 0x1 LDO enabled	

Table 24. PMC_VOUT_BUCK1 (0x0007)

Bit	Type	Field Name	Description	Reset
[7:0]	RW	VBUCK1	VBUCK1[7:0] CH1 Buck output voltage setting. 0x00 = 2.1 V, 0x3C = 3.3 V(Default), 20 mV resolution. Although this register will accept any value in its range of 0x00 to 0xFF, the output voltage accuracy is not guaranteed outside the range stated in the electrical table.	0x3C

Table 25. PMC_VOUT_BUCK2 (0x0008)

Bit	Type	Field Name	Description	Reset
[7:0]	RW	VBUCK2	VBUCK2[7:0] CH2 Buck output voltage setting. 0x00 = 1.5 V, 0x0F = 1.8 V(Default), 0x37 = 2.6 V, 20 mV resolution. Although this register will accept any value in its range of 0x00 to 0xFF, the output voltage accuracy is not guaranteed outside the range stated in the electrical table.	0x0F

Table 26. PMC_VOUT_BUCK3 (0x0009)

Bit	Type	Field Name	Description	Reset
[7:0]	RW	VBUCK3	VBUCK3[7:0] CH3 Buck output voltage setting. 0x00 = 0.9 V, 0x3C = 1.2 V (Default), 0x50 = 1.3 V, 5 mV resolution. Although this register will accept any value in its range of 0x00 to 0xFF, the output voltage accuracy is not guaranteed outside the range stated in the electrical table.	0x3C

Table 27. PMC_VOUT_BUCK4 (0x000A)

Bit	Type	Field Name	Description	Reset
[7:0]	RW	VBUCK4	VBUCK4[7:0] CH4 Buck output voltage setting. 0x00 = 0.8 V, 0x28 = 1.0 V (Default), 0 x 78 = 1.4 V, 5 mV resolution. Although this register will accept any value in its range of 0x00 to 0xFF, the output voltage accuracy is not guaranteed outside the range stated in the electrical table.	0x28

Table 28. PMC_PHASE_INTERLEAVING (0x000B)

Bit	Type	Field Name	Description	Reset
[7:6]	R	BUCK4_PHASE	CH4 Buck phase interleave. Value Description 0x0 CH4 Buck phase is 0 degrees 0x1 CH4 Buck phase is 90 degrees 0x2 CH4 Buck phase is 180 degrees 0x3 CH4 Buck phase is 270 degrees	0x3
[5:4]	R	BUCK3_PHASE	CH3 Buck phase interleave. Value Description 0x0 CH3 Buck phase is 0 degrees 0x1 CH3 Buck phase is 90 degrees 0x2 CH3 Buck phase is 180 degrees 0x3 CH3 Buck phase is 270 degrees	0x2
[3:2]	R	BUCK2_PHASE	CH2 Buck phase interleave. Value Description 0x0 CH2 Buck phase is 0 degrees 0x1 CH2 Buck phase is 90 degrees 0x2 CH2 Buck phase is 180 degrees 0x3 CH2 Buck phase is 270 degrees	0x1
[1:0]	R	BUCK1_PHASE	BUCK1 phase interleave. Value Description 0x0 CH1 Buck phase is 0 degrees 0x1 CH1 Buck phase is 90 degrees 0x2 CH1 Buck phase is 180 degrees 0x3 CH1 Buck phase is 270 degrees	0x0

Table 29. PMC_BUCK_SEQ_GRP (0x000C)

Bit	Type	Field Name	Description	Reset
[7:6]	RW	BUCK4_GRP	Assign CH4 Buck to a power-up / power-down sequencing slot. Value Description 0x0 CH4 Buck is assigned to slot 1 0x1 CH4 Buck is assigned to slot 2 0x2 CH4 Buck is assigned to slot 3 0x3 CH4 Buck is assigned to slot 4	0x3
[5:4]	RW	BUCK3_GRP	Assign CH3 Buck to a power-up / power-down sequencing slot. Value Description 0x0 CH3 Buck is assigned to slot 1 0x1 CH3 Buck is assigned to slot 2	0x3

Bit	Type	Field Name	Description	Reset
			0x2 CH3 Buck is assigned to slot 3 0x3 CH3 Buck is assigned to slot 4	
[3:2]	RW	BUCK2_GRP	Assign CH2 Buck to a power-up / power-down sequencing slot. Value Description 0x0 CH2 Buck is assigned to slot 1 0x1 CH2 Buck is assigned to slot 2 0x2 CH2 Buck is assigned to slot 3 0x3 CH2 Buck is assigned to slot 4	0x2
[1:0]	RW	BUCK1_GRP	Assign CH1 Buck to a power-up / power-down sequencing slot. Value Description 0x0 CH1 Buck is assigned to slot 1 0x1 CH1 Buck is assigned to slot 2 0x2 CH1 Buck is assigned to slot 3 0x3 CH1 Buck is assigned to slot 4	0x1

Table 30. PMC_LDO_SEQ_GRP (0x000D)

Bit	Type	Field Name	Description	Reset
[1:0]	RW	LDO_GRP	Assign LDO to a power-up / power-down sequencing slot. Value Description 0x0 LDO is assigned to slot 1 0x1 LDO is assigned to slot 2 0x2 LDO is assigned to slot 3 0x3 LDO is assigned to slot 4	0x0

Table 31. PMC_PG1 (0x000E)

Bit	Type	Field Name	Description	Reset
[4]	RW	BUCK4_PG1	Assign CH4 Buck to PG1 monitor group. Value Description 0x0 CH4 Buck is not assigned to PG1 group 0x1 CH4 Buck is assigned to PG1 group	0x0
[3]	RW	BUCK3_PG1	Assign CH3 Buck to PG1 monitor group. Value Description 0x0 CH3 Buck is not assigned to PG1 group 0x1 CH3 Buck is assigned to PG1 group	0x0
[2]	RW	BUCK2_PG1	Assign CH2 Buck to PG1 monitor group. Value Description 0x0 CH2 Buck is not assigned to PG1 group 0x1 CH2 Buck is assigned to PG1 group	0x1

Bit	Type	Field Name	Description	Reset
[1]	RW	BUCK1_PG1	Assign CH1 Buck to PG1 monitor group. Value Description 0x0 CH1 Buck is not assigned to PG1 group 0x1 CH1 Buck is assigned to PG1 group	0x0
[0]	RW	LDO_PG1	Assign LDO to PG1 monitor group. Value Description 0x0 LDO is not assigned to PG1 group 0x1 LDO is assigned to PG1 group	0x0

Table 32. PMC_PG2 (0x000F)

Bit	Type	Field Name	Description	Reset
[4]	RW	BUCK4_PG2	Assign CH4 Buck to PG2 monitor group. Value Description 0x0 CH4 Buck is not assigned to PG2 group 0x1 CH4 Buck is assigned to PG2 group	0x1
[3]	RW	BUCK3_PG2	Assign CH3 Buck to PG2 monitor group. Value Description 0x0 CH3 Buck is not assigned to PG2 group 0x1 CH3 Buck is assigned to PG2 group	0x1
[2]	RW	BUCK2_PG2	Assign CH2 Buck to PG2 monitor group. Value Description 0x0 CH2 Buck is not assigned to PG2 group 0x1 CH2 Buck is assigned to PG2 group	0x0
[1]	RW	BUCK1_PG2	Assign CH1 Buck to PG2 monitor group. Value Description 0x0 CH1 Buck is not assigned to PG2 group 0x1 CH1 Buck is assigned to PG2 group	0x1
[0]	RW	LDO_PG2	Assign LDO to PG2 monitor group. Value Description 0x0 LDO is not assigned to PG2 group 0x1 LDO is assigned to PG2 group	0x0

Table 33. PMC_DISCHARGE (0x0010)

Bit	Type	Field Name	Description	Reset
[4]	RW	BUCK4_DISCHARGE	<p>CH4 Buck discharge resistor control. Connects resistor to ground when channel is shut down. When disabled, excessive charge may be left on output capacitors (NOT recommended). When enabled the resistor will be connected after the buck output voltage has completed ramping down to 0 V.</p> <p>Value Description</p> <p>0x0 Disabled - NOT recommended</p> <p>0x1 Enabled</p>	0x1
[3]	RW	BUCK3_DISCHARGE	<p>CH3 Buck discharge resistor control. Connects resistor to ground when channel is shut down. When disabled, excessive charge may be left on output capacitors (NOT recommended). When enabled the resistor will be connected after the buck output voltage has completed ramping down to 0 V.</p> <p>Value Description</p> <p>0x0 Disabled - NOT recommended</p> <p>0x1 Enabled</p>	0x1
[2]	RW	BUCK2_DISCHARGE	<p>CH2 Buck discharge resistor control. Connects resistor to ground when channel is shut down. When disabled, excessive charge may be left on output capacitors (NOT recommended). When enabled the resistor will be connected after the buck output voltage has completed ramping down to 0 V.</p> <p>Value Description</p> <p>0x0 Disabled - NOT recommended</p> <p>0x1 Enabled</p>	0x1
[1]	RW	BUCK1_DISCHARGE	<p>CH1 Buck discharge resistor control. Connects resistor to ground when channel is shut down. When disabled, excessive charge may be left on output capacitors (NOT recommended). When enabled the resistor will be connected after the buck output voltage has completed ramping down to 0 V.</p> <p>Value Description</p> <p>0x0 Disabled - NOT recommended</p> <p>0x1 Enabled</p>	0x1
[0]	RW	LDO_DISCHARGE	<p>LDO discharge resistor control. Connects resistor to ground when channel is shut down. When disabled, excessive charge may be left on output capacitors (NOT recommended).</p> <p>Value Description</p> <p>0x0 Disabled - NOT recommended</p> <p>0x1 Enabled</p>	0x1

Table 34. PMC_TEMP (0x0011)

Bit	Type	Field Name	Description	Reset
[7:0]	RW	TEMP	Indicates ADC TEMP value. Temperature, T (°C) = -1.97*CODE + 349	0x0

Table 35. PMC_ADC0 (0x0012)

Bit	Type	Field Name	Description	Reset
[7:0]	RW	ADC0	Indicates AN0 ADC value. VAN0 = 20 mV * CODE	0x0

Table 36. PMC_ADC1 (0x0013)

Bit	Type	Field Name	Description	Reset
[7:0]	RW	ADC1	Indicates AN1 ADC value. VAN1 = 20 mV * CODE	0x0

Table 37. PMC_REVISION_ID (0x0014)

Bit	Type	Field Name	Description	Reset
[7:0]	RW	REVISION_ID	Scratch register for user.	0xE9

Table 38. PMC_OPTION_02 (0x001D)

Bit	Type	Field Name	Description	Reset
[3]	RW	CH1_PWM	CH1 operation mode while not in LPM. Value Description 0x0 Auto mode 0x1 Forced PWM mode	0x0
[2]	RW	CH2_PWM	CH2 operation mode while not in LPM. Value Description 0x0 Auto mode 0x1 Forced PWM mode	0x0
[1]	RW	CH3_PWM	CH3 operation mode while not in LPM. Value Description 0x0 Auto mode 0x1 Forced PWM mode	0x0
[0]	RW	CH4_PWM	CH4 operation mode while not in LPM. Value Description 0x0 Auto mode 0x1 Forced PWM mode	0x0

14.2.2 Chip ID

Table 38. OTP_CONFIG_ID (0x0062)

Bit	Type	Field Name	Description	Reset
[7:0]	R	CONFIG_REV	OTP variant code.	0x0

15. Package Information

15.1 Package Outlines

The package outline drawings are located at the end of this document and are accessible from the Renesas website. The package information is the most current data available and is subject to change without revision of this document.

15.2 Moisture Sensitivity Level

The Moisture Sensitivity Level (MSL) is an indicator for the maximum allowable time period (floor lifetime) in which a moisture sensitive plastic device, once removed from the dry bag, can be exposed to an environment with a specified maximum temperature and a maximum relative humidity before the solder reflow process. The MSL classification is defined in [Table 39](#).

For detailed information on MSL levels refer to the IPC/JEDEC standard J-STD-020, which can be downloaded from <http://www.jedec.org>.

The package is qualified for MSL 3.

Table 39. MSL Classification

MSL Level	Floor Lifetime	Conditions
MSL 4	72 hours	30 °C / 60 % RH
MSL 3	168 hours	30 °C / 60 % RH
MSL 2A	4 weeks	30 °C / 60 % RH
MSL 2	1 year	30 °C / 60 % RH
MSL 1	Unlimited	30 °C / 85 % RH

15.3 FCQFN Handling

Manual handling of FCQFN packages should be reduced to the absolute minimum. In cases where it is still necessary, a vacuum pick-up tool should be used. In extreme cases plastic tweezers could be used, but metal tweezers are not acceptable, since contact may easily damage the silicon chip.

15.4 Soldering Information

Refer to the IPC/JEDEC standard J-STD-020 for relevant soldering information. This document can be downloaded from <http://www.jedec.org>.

16. Ordering Information

The ordering number consists of the part number followed by a suffix indicating the packing method. For details and availability of OTP variants, please consult your Renesas Electronics [local sales representative](#).

Table 40. Ordering Information

Part Number	Package Description (RoHS Compliant)	Pkg. Dwg. #	Carrier Type	Temperature Range
DA9080-xxFCB2	32 lead, 5 x 5 mm FCQFN	32-FCQFN	Reel, 6 k	-40 °C to +85 °C
DA9080-xxFCBC			Reel, 1 k	

Part Number Legend:

xx: OTP variant

17. MPU Compatibility

[Table 41](#) shown the list of MPU devices that are compatible with the specific variant.

Table 41. Target MPU

Feature	OTP-61	OTP-62	OTP-63	OTP-64	OTP-66	-
Target MPU	RZ/N2L RZ/T2L RZ/T2M [10/100 Mbps PHY]	RZ/A3M	RZ/G2N	RZ/N2L RZ/T2L RZ/T2M [1000 Mbps PHY]	RZ/N2H RZ/T2H	-

18. Application Information

The following recommended components are references selected from requirements of a typical application.




Figure 50. Application Diagram

18.1 Capacitor Selection

Ceramic capacitors are used as bypass capacitors at all VDD and output rails. When selecting a capacitor, especially for types with high capacitance at smallest physical dimension, the DC bias characteristic has to be taken into account.

Table 42. Recommended Capacitor Types

Application	Value	Size	Temp Char	Tol (%)	Rated (V)	Type
C _{VDDIO}	1 x 0.1 μ F	0402	X7R \pm 15 %	\pm 10	25 V	TDK CGA2B3X7R1E104K050BB
C _{LDOIN} , C _{LDOOUT}	1 x 4.7 μ F	0402	JB \pm 10 %	\pm 10	10 V	TDK C1005JB1A475K050BC
C _{VSYS} , C _{PVIN<x>}	1 x10 μ F	0402	X5R \pm 15 %	\pm 20	10 V	AVX 0402ZD106MAT2A
C _{VOUT1} & C _{VOUT2}	2 x 47 μ F	0603	X5R \pm 15 %	\pm 20	6.3 V	Murata GRM188R60J476ME15D
C _{VOUT3}	3 x 47 μ F	0603	X5R \pm 15 %	\pm 20	6.3 V	Murata GRM188R60J476ME15D
C _{VOUT4}	4 x 47 μ F	0603	X5R \pm 15 %	\pm 20	6.3 V	Murata GRM188R60J476ME15D

18.2 Resistor Selection

Table 43. Recommended Resistor Type

Application	Value	Size	Tol (%)	Type
R _{VSYS}	10 Ω	0402	\pm 1	Yageo RC0402FR-0710RL

18.3 Inductor Selection

Inductors should be selected based on the following parameters:

- Rated maximum current

Usually, a coil provides two current limits: ISAT specifies the maximum current at which the inductance drops by 30 % of the nominal value, and IMAX is defined by the maximum power dissipation and is applied to the effective current.

- DC resistance

Critical for the converter efficiency and should therefore be minimized.

A fully shielded inductor is highly recommended to use. The typical recommended output inductance is 470 nH per output. Use of larger output inductance degrades the load transient performance of the buck converter.

Table 44. Recommended Inductor Type

Application	Value (nH)	Size (W*L*H) (mm)	I _{MAX} (DC) (A)	I _{SAT} (A)	Tol (%)	DC Resistance (m Ω)	Type
L _{OUT<x>}	470	2.5*2.0*1.0	4.3	5.6	\pm 20	19	Cyntec HMLQ25201T-R47MSR

A. ECAD Design Information

This appendix contains information that supports the development of the PCB ECAD model for this device. It is intended to be used by PCB designers.

A.1 Part Number Indexing

Orderable Part Number	Number of Pins	Package Type	Package Code/POD Number
DA9080-xxFCB2	32	FCQFN	FQ0032AA/PSC-5139-01
DA9080-xxFCBC	32	FCQFN	FQ0032AA/PSC-5139-01

1. xx: OTP variant

A.2 Symbol Pin Information

A.2.1 32-FCQFN

Pin Number	Primary Pin Name	Primary Electrical Type	Alternate Pin Name(s)
1	VDDIO	Power	-
2	SDA	I/O	-
3	SCL	Input	-
4	NC	Passive	-
5	PG1	Output	-
6	EN	Input	-
7	LDOIN	Power	-
8	LDOOUT	Power	-
9	FB2	Input	-
10	PGND2	Power	-
11	LX2	Power	-
12	PVIN2	Power	-
13	PVIN4	Power	-
14	LX4	Power	-
15	LX4	Power	-
16	LX4	Power	-
17	PGND4	Power	-
18	PGND4	Power	-
19	FB4	Input	-
20	PG2	Output	-
21	AN1	Input	-
22	AN0	Input	-
23	AGND	Power	-
24	VSYS	Power	-
25	FB1	Input	-
26	PGND1	Power	-
27	LX1	Power	-

Pin Number	Primary Pin Name	Primary Electrical Type	Alternate Pin Name(s)
28	PVIN1	Power	-
29	PVIN3	Power	-
30	LX3	Power	-
31	VSYS	Power	-
32	FB3	Input	-
PAD	GND	Power	-

A.3 Symbol Parameters

Orderable Part Number	Interface	Max Junction Temperature (Tj)	Max Input Voltage	Min Input Voltage	Max Operating Temperature	Min Operating Temperature	Max Output Current	Max Output Voltage	Min Output Voltage	Mounting Type	Qualification	RoHS	Switching Frequency
DA9080-xxFCB2	I2C	+150 °C	5.5 V	4 V	+85 °C	-40 °C	5 A	3.3 V	0.8 V	SMD	Industrial	Compliant	2 MHz
DA9080-xxFCBC	I2C	+150 °C	5.5 V	4 V	+85 °C	-40 °C	5 A	3.3 V	0.8 V	SMD	Industrial	Compliant	2 MHz

A.4 Footprint Design Information

A.4.1 32-FCQFN

IPC Footprint Type	Package Code/ POD Number	Number of Pins
FCQFN	FQ0032AA/PSC-5139-01	32

Description	Dimension	Value (mm)	Diagram
Minimum body span (vertical side)	Dmin	4.95	<p>Bottom View</p>
Maximum body span (vertical side)	Dmax	5.05	
Minimum body span (horizontal side)	Emin	4.95	
Maximum body span (horizontal side)	Emax	5.05	
Minimum Lead Width	Bmin	0.20	
Maximum Lead Width	Bmax	0.30	
Minimum Lead Length	Lmin	0.35	
Maximum Lead Length	Lmax	0.45	
Maximum Height	Amax	0.60	
Minimum Standoff Height	A1min	0.00	
Minimum Lead Thickness	cmin	0.10	
Maximum Lead Thickness	cmax	0.20	
Number of pins (vertical side)	PinCountD	8	
Number of pins (horizontal side)	PinCountE	8	
Distance between the center of any two adjacent pins (vertical side)	PitchD	0.50	
Distance between the center of any two adjacent pins (horizontal side)	PitchE	0.50	
Location of pin 1; S2 = corner of D side (top left), C1 = center of E side(center).	Pin1	S2	
Thermal pad Chamfer. If not present give hyphen (-).	CH	-	
Minimum thermal pad size (vertical side)	D2min	1.85	
Maximum thermal pad size (vertical side)	D2max	1.95	
Minimum thermal pad size (horizontal side)	E2min	0.80	
Maximum thermal pad size (horizontal side)	E2max	0.90	

Recommended Land Pattern			Diagram
Description	Dimension	Value (mm)	<p>PCB Top View</p>
Distance between left pad toe to right pad toe (horizontal side)	ZE	5.30	
Distance between top pad toe to bottom pad toe (vertical side)	ZD	5.30	
Distance between left pad heel to right pad heel (horizontal side)	GE	4.20	
Distance between top pad heel to bottom pad heel (vertical side)	GD	4.20	
Pad Width	X	0.25	
Pad Length	Y	0.55	




Package Outline Drawing

PSC-5139-01

FQ0032AA

32-FQCFN 5.0 x 5.0 x 0.55 mm Body, 0.5 mm Pitch

Rev 00, Feb 21, 2025



© Renesas Electronics Corporation

RoHS Compliance

Renesas Electronics' suppliers certify that its products are in compliance with the requirements of Directive 2011/65/EU of the European Parliament on the restriction of the use of certain hazardous substances in electrical and electronic equipment. RoHS certificates from our suppliers are available on request.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us

© 2025 Renesas Electronics Corporation. All rights reserved.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.