DA9130

High-Performance, 10 A, Dual-Phase DC-DC Converter for Mobile and Portable Applications

DA9130 is a power management IC (PMIC) suitable for supplying CPUs, GPUs, DDR memory rails in single in-line pin package (SIPP) modules, mobile, portable and consumer applications.

DA9130 operates as a single-channel dual-phase buck converter, each phase requiring a small external 0.22 µH inductor. It is capable of delivering up to 10 A output current at a 0.3 V to 1.9 V output voltage range. The 2.8 V to 5.5 V input voltage range is suitable for a wide variety of low-voltage systems.

With remote sensing, the DA9130 guarantees the highest accuracy and supports multiple PCB routing scenarios without loss of performance.

The pass devices are fully integrated, so no external FETs or Schottky diodes are needed.

A programmable soft start-up can be enabled, which limits the inrush current from the input node and secures a slope-controlled rail activation.

The dynamic voltage control (DVC) supports adaptive adjustment of the supply voltage dependent on the processor load, via either a direct register write using the communication interface (I^2C-compatible) or with a programmable input pin.

A configurable GPI allows multiple I^2C address selection for multiple instances of DA9130 in the same application.

DA9130 has integrated over-temperature and over-current protection for increased system reliability, without the need for external sensing components.

Key Features

- 2.8 V to 5.5 V input voltage
- 0.3 V to 1.9 V output voltage
- Up to 10 A output current
- 4 MHz nominal switching frequency
- Dual-phase operation
- 220 nH inductor per phase
- 20 µF output capacitor
- ±1 % output voltage accuracy (static)
- ±5 % load transient (dynamic)
- Programmable GPIOs
- Programmable soft startup
- I^2C-compatible interface (FM+)
- Voltage, current, and temperature supervision
- 24-pin FCQFN package, wettable flanks (nom. 3.3 mm x 4.8 mm)
- 218 mm² total solution area
- -40 °C to +105 ºC ambient temperature range
- AEC-Q100 Grade 2 qualified version also available for Automotive applications (DA9130-A)

Applications

- Switches and routers
- Smart metering
- Industrial automation
- Wireless
- Consumer products
- SoC/FPGA high performance processing system requiring efficient, high current, power delivery
- SIPP modules (SoC, DRAM)

Benefits

- High Efficiency buck converters deliver outstanding thermal performance
- Fully integrated switching FET's means no external FETs or Schottky diodes are required
- Remote sensing guarantees the highest accuracy and supports multiple PCB routing scenarios without loss of performance.
- Fully programmable soft-start limits the inrush current from the input to give a slope-controlled output voltage.
- Dynamic voltage control (DVC) enables adaptive adjustment of the device output voltage depending on the load. This increases efficiency when the downstream circuitry enters low power or idle mode, resulting in power savings.
- Configurable GPIOs support a range of features including I^2C, DVC and Power-Good indicator.
- Optimized BoM cost and footprint: Each output requires a very small inductor and capacitor delivering parts and cost savings
- Cycle by cycle current limiting for superior over-current protection

System Diagrams



Figure 1. Simplified Schematic Diagram



Figure 2. Typical Application Diagram (Port Control)



Figure 3. Typical Application Diagram (I²C Control)

Contents

Figures

Tables

1. Terms and Definitions

ATE	Automated test equipment
CPU	Central processing unit
DDR	Dual data rate
DVC	Dynamic voltage control
FET	Field effect transistor
FM+	Fast mode plus
GBD	Guaranteed by design
GBQ	Guaranteed by qualification
GBSPC	Guaranteed by statistical process characterization
GPI	General purpose input
GPIO	General purpose input/output
GPU	Graphics processing unit
IC	Integrated circuit
HW	Hardware
OTP	One time programmable
PCB	Printed circuit board
PRS	Product requirements specification
SCL	Serial clock
SDA	Serial data
SIPP	Single in-line pin package
SW	Software

2. Pin Information

2.1 Pin Assignments



Figure 4. DA9130 Pinout Diagram (Bottom View)

2.2 Pin Descriptions

Table 1: Pin Description

Pin #	Pin Name	Type (Table 2)	Drive per pin (mA)	Description
1, 2	PVDD1	PS	5000	Supply for Ch1
3	SCL/GPIO3	DIO	15	SCL
4	FB1N	AI	10	Negative feedback for Ch 1
5	FB1P	AI	10	Positive feedback for Ch 1
6	SDA/GPIO4	DIO	15	SDA
7	IC_EN	DI	10	IC enable.
8	AVDD	PS	10	Analog supply
9	AGND	PS	10	Analog ground
10	CONF/GPIO0	DIO	10	GPIO
11	GPIO1	DIO	10	GPIO
12	FB2P	AI	10	Positive feedback for Ch 2
13	FB2N	AI	10	Negative feedback for Ch 2
14	GPIO2	DIO	10	GPIO
15, 16	PVDD2	PS	5000	Supply for Ch2
17, 18	LX2	AO	5000	Buck output of Ch 2
19, 20, 21, 22	PGND	PS	5000	Power ground
23, 24	LX1	AO	5000	Buck output of Ch 1

Table 2: Pin Type Definition

Pin type	Description	Pin type	Description
DI	Digital input	AI	Analog input
DO	Digital output	AO	Analog output
PS	Power supply		

3. Specifications

3.1 Absolute Maximum Ratings

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, so functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification are not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

Table 3: Absolute Maximum Ratings

Parameter	Description	Conditions	Min	Max	Unit
T_{STG}	Storage temperature		-65	150	°C
T_J	Junction temperature		-40	150	°C
V_{SYS}	System supply voltage		-0.3	6.0	V
V_{PIN}	Voltage on pins		-0.3	6.0	V

3.2 Electrostatic Discharge Ratings

Table 4: Electrostatic Discharge Ratings

Parameter	Description	Conditions	Rating	Unit
V_{ESD_HBM}	ESD protection, human body model (HBM)		2	kV
V_{ESD_CDM}	Maximum ESD protection	Charged device model (CDM)	500	V

3.3 Recommended Operating Conditions

Table 5: Recommended Operating Conditions

Parameter	Description	Conditions (Note 1)	Min	Typ	Max	Unit
V_{SYS}	System supply voltage		2.8		5.5	V
V_{PIN}	Voltage on pins		-0.3		V_{SYS} + 0.3	V
T_J	Junction temperature		-40		125	°C
T_A	Ambient temperature		-40		105	°C

Note 1 Within the specified limits, a lifetime of 10 years is guaranteed. If operating outside of these recommended conditions, please consult with Renesas.

Note 2 VSYS, VIN, PVDD and AVDD should be connected together. The pin names are different for routing purposes.

3.4 Thermal Specifications

Table 6: Package Ratings

Parameter	Description	Conditions	Min	Typ	Max	Unit
θ_{JA}	Package thermal resistance	Note 1		21.21		°C/W
θ_{JB}	Thermal resistance junction to board	Note 1		12.37		°C/W
θ_{JC}	Thermal resistance junction to case	Without PCB		32		°C/W

Note 1 Obtained from package thermal simulations, JEDEC 2S2P four layer board (76.2 mm x 114 mm x 1.6 mm), 70 µm (2 oz) copper thickness power planes, 35 µm (1 oz) copper thickness signal layer traces, natural convection (still air), see section 9.

3.4.1 Power Dissipation

Table 7: Power Dissipation

Parameter	Description	Conditions	Min	Typ	Max	Unit
P_{D_Twarn}	Power dissipation	@105 °C ambient, T_{J_WARN}		0.94		W
P_{D_Tcrit}	Power dissipation	@105 °C ambient, T_{CRIT}	1.18	1.65		W



Figure 5. Power Derating Curve

3.5 Buck Characteristics

Unless otherwise noted, the following is valid for T_J = -40 °C to +125 °C, V_{SYS} = 2.8 V to 5.5 V.

Table 8: Dual-Phase Buck Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
External electrical conditions						
V_{IN}	Input voltage	$V_{IN} = V_{SYS}$	2.8		5.5	V
C_{OUT}	Output capacitance, per phase, including voltage and temperature coefficient		-40 %	20	+30 %	µF
ESR_{COUT}	Output capacitor series resistance, per phase	f > 100 kHz		1		mΩ
L	Inductor value, per phase, including current and temperature dependence		-50 %	220	+20 %	nH
DCR_L	Inductor DC resistance			8	13	mΩ
Electrical performance						
V_{OUT}	Output voltage, configurable in 10 mV steps	I_{OUT} = 0 mA to I_{MAX} at 25 °C ambient 2.8 V < V_{OUT} + 1 V < V_{IN} ≤ 5.5 V	0.3		1.9	V
I_{LIM}	Current limit, configurable per phase Note 1 Note 2	CHx_ILIM = 1010	-20 %	8	+20 %	A
I_{MAX}	Output current Note 3	V_{IN} ≥ V_{OUT} + 1 V 5 A per phase	10			A
V_{OUT_ACC}	Output voltage accuracy, including static line and load regulation	V_{OUT} ≥ 1 V	-1		1	%
V_{OUT_ACC}	Output voltage accuracy, including static line and load regulation	V_{OUT} < 1 V	-10		10	mV
$V_{THR\_PG\_HYS}$	Power-good voltage threshold hysteresis	$V_{OUT} = V_{THR\_PG\_DWN}$	60	80	100	mV
$V_{THR\_PG\_DWN}$	Power-good voltage threshold for falling	$V_{OUT} = V_{BUCK}$	-160	-130	-80	mV
V_{THR_HV}	High V_{OUT} voltage threshold	$V_{OUT} = V_{BUCK}$	100	150	200	mV
$V_{OUT\_TR\_LINE}$	Line transient response	V_{IN} = 3 V to 3.6 V I_{OUT} = 0.5 * I_{MAX} dt = 10 µs		15		mV
f_{SW}	Switching frequency			4		MHz

Parameter	Description	Conditions	Min	Typ	Max	Unit
t_{ON_MIN}	Minimum turn-on pulse 0 % duty is also supported		5	7	11	ns
t_{BUCK_EN}	Turn-on time	CHx_EN = high			20	µs
R_{PD}	Output pull-down resistance for each phase at the LX node, see BUCK<x>_PD_DIS	V_{IN} = 3.7 V V_{OUT} = 0.5 V	145	150	161	Ω
R_{ON_PMOS}	On resistance of switching PMOS, per phase	V_{IN} = 3.7 V	17	25	37	mΩ
R_{ON_NMOS}	On resistance of switching NMOS, per phase	V_{IN} = 3.7 V	6	10	16	mΩ
PWM Mode						
$I_{THR\_1PH\_TO\_2PH}$	Current threshold for automatic phase shedding 1-phase to 2-phase			2.25		A
$I_{THR\_2PH\_TO\_1PH}$	Current threshold for automatic phase shedding 2-phase to 1-phase			1.7		A
$I_{Q\_PWM\_2PH}$	Quiescent current, per phase	V_{IN} = 3.7 V No load		16		mA
η_{PWM}	Efficiency, phase shedding	V_{IN} = 3.6 V V_{OUT} = 1 V I_{OUT} = 5 % (I_{MAX}) to 80 % (I_{MAX})		85		%
AUTO Mode						
$V_{OUT\_TR\_LD\_2PH}$	Load transient response, phase shedding enabled	V_{OUT} = 1 V I_{OUT} = 2.5 to 7.5 A at 25 °C ambient dI/dt = 5 A/µs	-25		45	mV
PFM Mode						
$I_{Q\_PFM\_2PH}$	Quiescent current in PFM	V_{IN} = 3.7 V No load No switching		164		µA
η_{PFM}	Efficiency	V_{IN} = 3.6 V V_{OUT} = 1 V I_{OUT} = 10 mA		83		%

Note 1 t_{ON} > 40 ns

Note 2 The value is configured by OTP and should not be modified while the buck is active.

Note 3 For short durations to meet peak current requirements, I_{OUT} can be operated at up to 10 % higher than the specified maximum operating condition. The part should not be operated in this mode for extended periods and is not guaranteed for continuous operation.

3.6 Performance and Supervision Characteristics

Table 9: Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
Electrical performance						
V_{THR_POR}	Power-on-reset threshold	Threshold for AVDD falling		2.1	2.25	V
$V_{THR\_POR\_HYS}$	Power-on-reset hysteresis			200		mV
T_{WARN}	Thermal warning temperature threshold		115	125	135	°C
T_{CRIT}	Thermal shutdown temperature threshold		130	140	150	°C
I_{IN_OFF}	Supply current	OFF state T_A = 27 °C IC_EN = 0		0.1	1	µA
I_{IN_ON}	Supply current	ON state T_A = 27 °C IC_EN = 1 Buck off	5	10	20	µA

3.7 Digital IO Characteristics

Table 10: Digital I/O Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
Electrical performance						
V_{IH_EN}	Input high voltage, IC enable		1.2		AVDD	V
V_{IL_EN}	Input low voltage, IC enable				0.4	V
t_{IC_EN}	IC enable time				1000	µs
$V_{IH\_GPIO\_SCL\_SDA}$	Input high voltage GPIO, SCL, SDA		1.2		AVDD	V
$V_{IL\_GPIO\_SCL\_SDA}$	Input low voltage GPIO, SCL, SDA				0.4	V
V_{OH_GPIO}	Output high voltage GPIO	Push-pull mode I_{OUT} = 1 mA	0.8*AVDD		AVDD	V
V_{OL_GPIO}	Output low voltage GPIO	Push-pull mode I_{OUT} = 1 mA			0.2*AVDD	V
V_{OL_SDA}	Output low voltage SDA	I_{OUT} = 3 mA		0.24		V
R_{PD}	GPIO pull-down resistor	V_{SYS} = 3.7 V Note 1	9	15	24	kΩ

Parameter	Description	Conditions	Min	Typ	Max	Unit
R_{PU}	GPIO pull-up resistor	V_{SYS} = 3.7 V Note 1	28	45	70	kΩ

Note 1 Resistance may have greater variation, depending on voltage and temperature.

3.8 Timing Specifications

Table 11: I2C Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
Electrical performance						
t_{BUS}	Bus free time between a STOP and START condition		0.5			µs
C_{BUS}	Bus line capacitive load				150	pF
f_{SCL}	SCL clock frequency		20 Note 1		1000	kHz
t_{LO_SCL}	SCL low time		0.5			µs
t_{HI_SCL}	SCL high time		0.26			µs
t_{RISE}	SCL and SDA rise time	Requirement for input			1000	ns
t_{FALL}	SCL and SDA fall time	Requirement for input			300	ns
t_{SETUP_START}	Start condition setup time		0.26			µs
t_{HOLD_START}	Start condition hold time		0.26			µs
t_{SETUP_STOP}	Stop condition setup time		0.26			µs
t_{DATA}	Data valid time				0.45	µs
t_{DATA_ACK}	Data valid acknowledge time				0.45	µs
t_{SETUP_DATA}	Data setup time		50			ns
t_{HOLD_DATA}	Data hold time		0			ns

Note 1 Minimum clock frequency is limited to 20 kHz if I2C_TIMEOUT is enabled

4. Typical Performance Graphs

The static efficiency measurements depicted in Figure 6 and Figure 7 were performed at room temperature on a DA913X-30-A evaluation board.



Figure 6. DA9130 Efficiency, PWM Mode with no Phase Shedding



Figure 7. DA9130 Efficiency, Auto Mode with Phase Shedding

5. Functional Description

5.1 DC-DC Buck Converter

DA9130 operates as a single-channel dual-phase buck converter capable of delivering up to 10 A output current at a 0.3 V to 1.9 V output voltage range.

The buck converter has two voltage registers. One defines the normal output voltage, while the other offers an alternative retention voltage. In this way, different application power modes can easily be supported. The voltage selection can be operated either via GPI or via control interface to guarantee the maximum flexibility according to the specific host processor status in the application.

When a buck is enabled, its output voltage is monitored and a power good signal indicates that the buck output voltage has reached a level higher than the $V_{THR\_PG\_HYS}$ threshold. The power good status is lost when the voltage drops below $V_{THR\_PG\_DWN}$ or increases above V_{THR_HV}. The status of the power good indicator can be read back via I^2C from the PG1 status bit. It can be also individually assigned to any of the GPIOs by setting the GPIO mode registers to PG1 output.

The buck converter is capable of supporting DVC transitions that occur when:

- the active and selected A- or B-voltage is updated to a new target value
- the voltage selection is changed from the A- to B-voltage (or B- to A-voltage) using CH1_VSEL

The DVC controller operates in pulse width modulation (PWM) mode with synchronous rectification.

The slew rate of the DVC transition is programmed at 10 mV per (8, 4, 2, 1)µs, or 0.5 µs in register bits CH1_SR_DVC.

A pull-down resistor (typically 150 Ω) for each phase is always activated unless it is disabled by setting register bits CH1_PD_DIS to 1.

5.1.1 Switching Frequency

The buck switching frequency, nominally 4 MHz, can be tuned using register bit OSC_TUNE. The internal 8 MHz oscillator frequency is tuned in ±160 kHz steps. This impacts the buck converter frequency in steps of 80 kHz and helps to mitigate possible disturbances to other high frequency systems in the application.

5.1.2 Operation Modes and Phase Selection

The buck converters can operate in PWM and PFM modes. The operating mode is selected using register bits CH1_<A or B>_MODE.

Phase shedding automatically changes between 1- and 2-phase operation at a typical current of 2.0 A.

If the automatic operation mode is selected on CH1_<A or B>_MODE, the buck converter automatically changes between synchronous PWM mode and PFM depending on the load current. This improves the efficiency across the whole range of output load currents.

5.1.3 Output Voltage Selection

The switching converter can be configured using the I2C interface.

Two output voltages can be pre-configured in registers CH1_<A or B>_VOUT. The output voltage can be selected by either toggling register bit CH1_VSEL or by re-programming the selected voltage control register. Both changes will result in ramped voltage transitions. After being enabled, the buck converter will, by default, use the register settings in CH1_A_VOUT unless the output voltage selection is configured via the GPI port.

Registers CH1_VMAX limit the output voltage that can be set for each of the respective buck converters.



Figure 8. Buck Output Voltage Control Concept

5.1.4 Soft Start-Up and Shutdown

To limit in-rush current from VSYS, the buck converter can perform a soft-start after being enabled. The start-up behavior is a compromise between acceptable inrush current from the battery and turn-on time. Ramp times can be configured in register CH1_SR_STARTUP. Rates higher than 20 mV/µs may produce overshoot during the start-up phase, so it should be considered carefully.

A ramped power down can be selected in register bits CH1_SR_SHDN. When no ramp is selected (immediate power down), the output node will be discharged only by the pull-down resistor, if enabled in register CH1_PD_DIS.

5.1.5 Current Limit

The integrated current limit protects the power stages and external coil from excessive current. The buck current limit should be configured to at least 40 % higher than the required maximum output current.

When the current limit is reached, the buck converter generates an event and an interrupt to the host processor unless the interrupt has been masked using register M_OC1 in SYS_MASK_1. Register bit OC_DVC_MASK is used to mask over-current events during DVC transitions.

5.1.6 Thermal Protection

DA9130 is protected from internal overheating by thermal shutdown.

DA9130 uses two flags for thermal protection. When $T_J > T_{WARN}$ meaning that the chip is running close to its thermal limits, an IRQ is is raised and an event is set, although the chip continues working.

When $T_J > T_{CRIT}$, another IRQ and event are set, and the bucks are immediately shut down. TJ needs to be below T_{WARN} and the event flags need to be cleared before starting the bucks.

Table 12: Thermal Protection Control Registers

Category	Register name	Description
Status	TEMP_WARN	Asserted as long as the thermal warning threshold is reached
	TEMP_CRIT	Asserted as long as the thermal shutdown threshold is reached
IRQ event	E_TEMP_WARN	TEMP_WARN caused event
	E_TEMP_CRIT	TEMP_CRIT caused event
IRQ mask	M_TEMP_WARN	TEMP_WARN event IRQ mask
	M_TEMP_CRIT	TEMP_CRIT event IRQ mask
	M_VR_HOT	TEMP_WARN status IRQ mask



Figure 9. Thermal Protection Operation

5.2 Internal Circuits

5.2.1 IC_EN/Chip Enable/Disable

IC_EN is the chip enable/disable control input. When IC_EN = 0, all blocks except for low IQ POR are powered-down and the buck output is pulled-down.

5.2.2 nIRQ/Interrupt

The interrupt triggers events. Trigger conditions and control registers for each interrupt event are listed in Table 13.

Some of these events are categorized as fault events and affect device operation (for example, buck disable), see section 5.1.6.

Table 13: Interrupt List

Name	Trigger	IRQ Status Register	IRQ Mask Register	Deglitch Period
Thermal warning (event)	T_J rising above T_{WARN}	E_TEMP_WARN	M_TEMP_WARN	0 s
Thermal critical (event)	T_J rising above T_{CRIT}	E_TEMP_CRIT	M_TEMP_CRIT	0 s
System good (event)	Buck1 power-good event	E_SG	M_SG	0s
Buck1 power-good (event)	Buck1 V_{OUT} is in power-good voltage range (not under- or over-voltage)	E_PG1	M_PG1	0 s
Buck1 over-voltage (event)	Buck1 V_{OUT} rising above over-voltage threshold (target voltage + 150 mV)	E_OV1	M_OV1	Rise:8 µs Fall:8 µs

Name	Trigger	IRQ Status Register	IRQ Mask Register	Deglitch Period
Buck1 under-voltage (event)	Buck1 V_{OUT} falling below under-voltage threshold (target voltage - V_{TH_PG})	E_UV1	M_UV1	0 s
Buck1 over-current (event)	Buck1 current rising above over-current threshold	E_OC1	M_OC1	0 s
Buck1 power-good (status) (Note 1)	Buck1 V_{OUT} is in power-good voltage range (not under- or over-voltage)	PG1	M_PG1_STAT (Note 2)	0 s
System good (status) (Note 1)	Buck1 power-good is active	SG	S_PG_STAT (Note 2)	0 s
Thermal warning (status) (Note 1)	T_J above T_{WARN}	TEMP_WARN	M_VR_HOT (Note 2)	0 s
GPIO0 change (event)	Detect GPIO0 change for active trigger selected GPIO0_TRIG register	E_GPIO0	M_GPIO0	100 µs/ 1 ms/ 10 ms/ 100 ms
GPIO1 change (event)	Detect GPIO1 change for active trigger selected GPIO1_TRIG register	E_GPIO1	M_GPIO1	
GPIO2 change (event)	Detect GPIO2 change for active trigger selected GPIO2_TRIG register	E_GPIO2	M_GPIO2	

Note 1 Interrupt outputs the status as is. I^2C write is not required for interrupt clear.

Note 2 OTP load value defined by CONF pin setting if CONF_EN = 1, see section 5.2.3.3.

Table 14 and Table 15 show the interrupt registers structure. See section 7.1.1 for bitfield descriptions.

Table 14: Interrupt Registers Except for Power Good Status

Register	Description
E_<name>	Read-only interrupt event register 0: No interrupt 1: Interrupt occurred **Cleared after being written to I^2C**. Set until IRQ is removed.
M_<name>	Interrupt mask register 0: Not masked 1: Masked. No IRQ signal sent. Event register (E_<name>) is updated.

Table 15: Interrupt Registers for Power Good and Temp Warning Status

Register	Description
PG<x>	Buck<x> power good status. Asserted as long as the buck<x> output voltage is in range (under-voltage threshold < buck output voltage < over-voltage threshold) 0: Not power good

Register	Description
	1: Power good
M_PG<x>_STAT	Power good status interrupt mask register 0: Not masked 1: Masked. No IRQ signal sent. Power good status register (PG<x>) is updated
TEMP_WARN	Asserted as long as the thermal warning threshold (T_{WARN}) is reached 0: Junction temperature is below T_{WARN} 1: Junction temperature is above T_{WARN}
M_VR_HOT	Temperature warning status (TEMP_WARN) interrupt mask register 0: Not masked 1: Masked. No IRQ signal sent. Temperature warning status register (TEMP_WARN) is updated
SG	System good. Asserted as long as the buck1 PG signal is high 0: Not system good 1: System good

It is possible to route interrupts to a GPIO by setting the bitfield GPIO<x>_MODE = 0xC on the relevant GPIO.

nIRQ's behavior is shown in Figure 10 If GPIO_n_POL = 0, nIRQ will be high under normal operation, when system-good status is high, and pulled low if an event listed in the Table 13 occurs.



Figure 10. Interrupt Operation Example

5.2.3 GPIO

5.2.3.1 GPIO Pin Assignment

The DA9130 provides up to five GPIO pins, three if the I^2C is enabled, see Table 16. These registers are OTP programmable. When CONF_EN = 1 GPIO0 can be used for chip configuration.

Any register settings for GPIO3 and GPIO4 are ignored and GPIO3 and GPIO4 function as SCL and SDA respectively if I2C_EN = 1.

Note: GPIO3 and GPIO4 functions are limited only to output features if I2C_EN = 0.

Table 16: GPIO Pin Assignment

OTP Option		GPIO Pin					Available GPIOs
I2C_EN	CONF_EN	CONF/ GPIO0	GPIO1	GPIO2	SCL/ GPIO3	SDA/ GPIO4	
1'b0	1'b0	GPIO0	GPIO1	GPIO2	GPIO3	GPIO4	5
	1'b1	CONF	GPIO1	GPIO2	GPIO3	GPIO4	4
1'b1	1'b0	GPIO0	GPIO1	GPIO2	SCL	SDA	3
	1'b1	CONF	GPIO1	GPIO2	SCL	SDA	2

5.2.3.2 GPIO Function

The GPIOs pins are configurable as the following functions in register GPIO<x>_MODE (x = 0 to 4):

- Buck1 enable input (EN1)
- Buck1 DVC control input (DVC1)
- Buck1 OTP setting reload input (RELOAD)
- Buck1 power good output (PG1)
- System good output (SG)
- Interrupt output (nIRQ)

Table 17: GPIO Function Configuration

GPIO<x>_MODE[3:0]	Function	IO Condition
4'h0	GPIO disable	HiZ
4'h1	EN1	In
4'h2	Reserved	In
4'h3	Reserved	In
4'h4	DVC1	In
4'h5	Reserved	In
4'h6	Reserved	In
4'h7	RELOAD	In
4'h8	PG1	Out
4'h9	Reserved	Out
4'hA	Reserved	Out
4'hB	SG	Out
4'hC	nIRQ	Out
4'hD	Reserved	HiZ
4'hE	Low level	Out
4'hF	High level	Out

5.2.3.3 Chip Configuration Select (CONF)

GPIO0 functions as chip configuration select (CONF) input when CONF_EN = 1.

Three different chip configurations can be selected according to the CONF pin level.

- GPIO0 low: OTP default or CONF0 on reload
- GPIO0 high: CONF1
- GPIO0 floating: CONF2 - not recommended.

Table 18 lists the device configurations that can be modified if CONF_EN = 1. Register CONF_EN is set by OTP, see section 10.1.

Table 18: GPIO0-Configurable Registers when CONF_EN = 1

Register Name	Description
IF_SLAVE_ADDR[6:0]	I^2C slave address
CH1_A_MODE[1:0]	CH1_A Operation mode select
CH1_B_MODE[1:0]	CH1_B Operation mode select
CH1_VSEL	CH1 output voltage and operation selection
CH1_EN	CH1 enable
CH1_A_VOUT[7:0]	CH1 output voltage setting A
CH1_B_VOUT[7:0]	CH1 output voltage setting B
M_PG1_STAT	IRQ mask setting for CH1 power good status
M_VR_HOT	IRQ mask setting for temp warning status
GPIO1_MODE[3:0]	GPIO1 mode setting
GPIO2_MODE[3:0]	GPIO2 mode setting
GPIO1_OBUF	GPIO1 output buffer select
GPIO2_OBUF	GPIO2 output buffer select
GPIO1_TRIG[1:0]	GPIO1 input trigger select
GPIO1_POL	GPIO1 polarity select
GPIO1_PUPD	GPIO1 pull-up/pull-down enable
GPIO1_DEB[1:0]	GPIO1 input debounce time setting
GPIO1_DEB_RISE	GPIO1 input debounce rising edge enable
GPIO1_DEB_FALL	GPIO1 input debounce falling edge enable
GPIO2_TRIG[1:0]	GPIO2 input trigger select
GPIO2_POL	GPIO2 polarity select
GPIO2_PUPD	GPIO2 pull-up/pull-down enable
GPIO2_DEB[1:0]	GPIO2 input debounce time setting
GPIO2_DEB_RISE	GPIO2 input debounce rising edge enable
GPIO2_DEB_FALL	GPIO2 input debounce falling edge enable

5.3 Operating Modes

5.3.1 ON

DA9130 is ON when the IC_EN port is higher than V_{IH_EN} and the supply voltage is higher than V_{THR_POR}. Once enabled, the host processor can start communicating with DA9130 using the control interface, after the t_{IC_EN} delay.

5.3.2 OFF

DA9130 is OFF when the IC_EN port is lower than V_{IL_EN}. In OFF, the bucks are always disabled and LX nodes are pulled down by (typically 150 Ω) internal pull-down resistors.

5.4 I²C Communication

All features of DA9130 can be controlled with the I²C interface which is enabled or disabled in register I2C_EN.

I2C_EN	Description
0	I²C disable: SCL/GPIO3 and SDA/GPIO4 pins should be used as GPO
1	I²C enable: SCL/GPIO3 and SDA/GPIO4 pins are used as I²C clock input and I²C data input/output.

GPIO3 functions as the I²C clock and GPIO4 carries all the power manager bidirectional I²C data. The I²C interface is open-drain supporting multiple devices on a single line. The bus lines have to be pulled high by external pull-up resistors (2 kΩ to 20 kΩ). The standard frequency of the I²C bus is 1 MHz in fast-mode plus (FM+), 400 kHz in fast-mode, or 100 kHz in standard mode.

5.4.1 I²C Protocol

All data is transmitted across the I²C bus in eight-bit groups. To send a bit, the SDA line is driven towards the intended state while the SCL is low (a low SDA indicates a zero bit). Once the SDA has settled, the SCL line is brought high and then low. This pulse on SCL clocks the SDA bit into the receiver's shift register.

A two-byte serial protocol is used containing one byte for address and one byte data. Data and address transfer are transmitted MSB first for both read and write operations. All transmissions begin with the START condition from the master while the bus is in idle state (the bus is free). It is initiated by a high to low transition on the SDA line while the SCL is in the high state (a STOP condition is indicated by a low to high transition on the SDA line while the SCL is in the high state).

Figure 11. I²C START and STOP Condition Timing

The I²C bus is monitored for a valid slave address whenever the interface is enabled. It responds immediately when it receives its own slave address. The acknowledge is done by pulling the SDA line low during the following clock cycle (white blocks marked with A in Figure 12 and Figure 13).

The protocol for a register write from master to slave consists of a START condition, a slave address with read/write bit, and the eight-bit register address followed by eight bits of data, terminated by a STOP condition. DA9130 responds to all bytes with acknowledge (A), see Figure 12.



Figure 12. I²C Byte Write (SDA Line)

When the host reads data from a register it first has to write to DA9130 with the target register address and then read from DA9130 with a repeated START, or alternatively a second START, condition. After receiving the data, the host sends no acknowledge (A*) and terminates the transmission with a STOP condition, see Figure 13.

Default I²C address is 0xD0 (0x68 excluding the R/W bit). It is possible to change this address by writing the new address to the register SYS_CFG_SLVADDR, see section 7.1.1.



Figure 13. I²C Byte Read (SDA Line) Examples

6. Application Information

The following recommended components are examples selected from requirements of a typical application.

6.1 Capacitor Selection

Ceramic capacitors are used as bypass capacitors at all VDD and output rails. When selecting a capacitor, especially for types with high capacitance at smallest physical dimension, the DC bias characteristic has to be taken into account.

Table 19: Recommended Consumer Grade Capacitor Types

Application	Value (µF)	Size	Temp. Char.	Tol. (%)	V-Rate (V)	Type
VOUT output bypass	10	0402	X5R	20	6.3	Murata GRM155R60J106ME15
PVDDx bypass	10	0603	X5R	20	25	Murata GRM188R61E106MA73
AVDD bypass	1	0402	X5R	10	10	Murata GRM155R61A105KE15

Table 20: Recommended Automotive Grade Capacitor Types

Application	Value (µF)	Size	Temp. Char.	Tol. (%)	V-Rate (V)	Type
VOUT output bypass	10	0805	X7R ±15 %	±10	6.3	TDK CGA4J1X7R0J106K125AC
VOUT output bypass	10	0603	X7R ±22 %	±33	6.3	Murata GCM188D70J106ME36D
PVDDx bypass	10	3216	X7R ±15 %	±10	16	Murata GCM31CR71C106KA64L
AVDD bypass	1	0805	X7R ±15 %	±10	50	Murata GCM21BR71H105KA03L

6.2 Inductor Selection

Inductors should be selected based on the following parameters:

- Rated maximum current
  Usually a coil provides two current limits: ISAT specifies the maximum current at which the inductance drops by 30 % of the nominal value, and IMAX is defined by the maximum power dissipation and is applied to the effective current.
- DC resistance
  Critical for the converter efficiency and should therefore be minimized.

Table 21: Recommended Inductor Types

Value (µH)	Size (mm)	I_{MAX} (DC) (A)	I_{SAT} (A)	Tol. (%)	DC Resistance (mΩ)	Type
0.22	2.5 x 2.0 x 1.2	6.7	8	20	8	TDK TFM252012ALMAR22MTAA

7. Registers

7.1 Register Map

Table 22: Register Map

Addr	Register	7	6	5	4	3	2	1	0
System Module									
System									
0x01	SYS_STATUS_0	Reserved	Reserved	Reserved	Reserved	Reserved	SG	TEMP_CRIT	TEMP_WARN
0x02	SYS_STATUS_1	Reserved	Reserved	Reserved	Reserved	PG1	OV1	UV1	OC1
0x03	SYS_STATUS_2	Reserved	Reserved	Reserved	Reserved	Reserved	GPIO2	GPIO1	GPIO0
0x04	SYS_EVENT_0	Reserved	Reserved	Reserved	Reserved	Reserved	E_SG	E_TEMP_CRIT	E_TEMP_WARN
0x05	SYS_EVENT_1	Reserved	Reserved	Reserved	Reserved	E_PG1	E_OV1	E_UV1	E_OC1
0x06	SYS_EVENT_2	Reserved	Reserved	Reserved	Reserved	Reserved	E_GPIO2	E_GPIO1	E_GPIO0
0x07	SYS_MASK_0	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	M_TEMP_CRIT	M_TEMP_WARN
0x08	SYS_MASK_1	Reserved	Reserved	Reserved	Reserved	M_PG1	M_OV1	M_UV1	M_OC1
0x09	SYS_MASK_2	Reserved	Reserved	Reserved	Reserved	Reserved	M_GPIO2	M_GPIO1	M_GPIO0
0x0A	SYS_MASK_3	Reserved	Reserved	Reserved	Reserved	M_VR_HOT	Reserved	Reserved	M_PG1_STAT
0x0B	SYS_CONFIG_0	Reserved				Reserved			
0x0C	SYS_CONFIG_1	Reserved				Reserved			
0x0D	SYS_CONFIG_2	Reserved	OC_LATCHOFF<1:0>		OC_DVC_MASK	PG_DVC_MASK<1:0>		Reserved	Reserved
0x0E	SYS_CONFIG_3	Reserved	OSC_TUNE<2:0>			Reserved	Reserved	I2C_TIMEOUT	Reserved
0x10	SYS_GPIO0_0	Reserved	Reserved	Reserved	GPIO0_MODE<3:0>				GPIO0_OBUF
0x11	SYS_GPIO0_1	GPIO0_DEB_FALL	GPIO0_DEB_RISE	GPIO0_DEB<1:0>		GPIO0_PUPD	GPIO0_POL	GPIO0_TRIG<1:0>	
0x12	SYS_GPIO1_0	Reserved	Reserved	Reserved	GPIO1_MODE<3:0>				GPIO1_OBUF
0x13	SYS_GPIO1_1	GPIO1_DEB_FALL	GPIO1_DEB_RISE	GPIO1_DEB<1:0>		GPIO1_PUPD	GPIO1_POL	GPIO1_TRIG<1:0>	
0x14	SYS_GPIO2_0	Reserved	Reserved	Reserved	GPIO2_MODE<3:0>				GPIO2_OBUF
0x15	SYS_GPIO2_1	GPIO2_DEB_FALL	GPIO2_DEB_RISE	GPIO2_DEB<1:0>		GPIO2_PUPD	GPIO2_POL	GPIO2_TRIG<1:0>	

Addr	Register	7	6	5	4	3	2	1	0
Buck Control									
Buck1									
0x20	BUCK_BUCK1_0	Reserved	CH1_SR_DVC_DWN<2:0>			CH1_SR_DVC_UP<2:0>			CH1_EN
0x21	BUCK_BUCK1_1	Reserved	CH1_SR_SHDN<2:0>			CH1_SR_STARTUP<2:0>			CH1_PD_DIS
0x22	BUCK_BUCK1_2	Reserved	Reserved	Reserved	Reserved	CH1_ILIM<3:0>			
0x23	BUCK_BUCK1_3	CH1_VMAX<7:0>							
0x24	BUCK_BUCK1_4	Reserved	Reserved	Reserved	CH1_VSEL	CH1_B_MODE<1:0>		CH1_A_MODE<1:0>	
0x25	BUCK_BUCK1_5	CH1_A_VOUT<7:0>							
0x26	BUCK_BUCK1_6	CH1_B_VOUT<7:0>							
0x27	BUCK_BUCK1_7	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	
Serialization									
0x48	OTP_DEVICE_ID	DEV_ID<7:0>							
0x49	OTP_VARIANT_ID	MRC<3:0>				VRC<3:0>			
0x4A	OTP_CUSTOMER_ID	CUST_ID<7:0>							
0x4B	OTP_CONFIG_ID	CONFIG_REV<7:0>							

7.1.1 System

Table 23: SYS_STATUS_0 (0x01)

Bit	Type	Symbol	Description
[2]	R	SG	Asserted whilst PG1 is asserted
[1]	R	TEMP_CRIT	Asserted whilst the thermal shutdown threshold is exceeded
[0]	R	TEMP_WARN	Asserted whilst the thermal warning threshold is exceeded

Table 24: SYS_STATUS_1 (0x02)

Bit	Type	Symbol	Description
[3]	R	PG1	Asserted whilst Buck1 output voltage is in range
[2]	R	OV1	Asserted whilst Buck1 output is over-voltage
[1]	R	UV1	Asserted whilst Buck1 output is under-voltage
[0]	R	OC1	Asserted whilst Buck1 output is over-current

Table 25: SYS_STATUS_2 (0x03)

Bit	Type	Symbol	Description
[2]	R	GPIO2	GPIO2 status
[1]	R	GPIO1	GPIO1 status
[0]	R	GPIO0	GPIO0 status

Table 26: SYS_EVENT_0 (0x04)

Bit	Type	Symbol	Description
[2]	R	E_SG	SG event. Similar to PG1. Write 1 to clear this bit after the event source has been released.
[1]	R	E_TEMP_CRIT	TEMP_CRIT event. Write 1 to clear this bit after the event source has been released.
[0]	R	E_TEMP_WARN	TEMP_WARN event. Write 1 to clear this bit after the event source has been released.

Table 27: SYS_EVENT_1 (0x05)

Bit	Type	Symbol	Description
[3]	RW	E_PG1	PG1 caused event. Write 1 to clear this bit after the event source has been released.
[2]	RW	E_OV1	OV1 caused event. Write 1 to clear this bit after the event source has been released.
[1]	RW	E_UV1	UV1 caused event. Write 1 to clear this bit after the event source has been released.
[0]	RW	E_OC1	OC1 caused event. Write 1 to clear this bit after the event source has been released.

Table 28: SYS_EVENT_2 (0x06)

Bit	Type	Symbol	Description
[2]	RW	E_GPIO2	GPIO2 event. Write 1 to clear this bit after the event source has been released.
[1]	RW	E_GPIO1	GPIO1 event. Write 1 to clear this bit after the event source has been released.
[0]	RW	E_GPIO0	GPIO0 event. Write 1 to clear this bit after the event source has been released.

Table 29: SYS_MASK_0 (0x07)

Bit	Type	Symbol	Description
[2]	RW	M_SG	SG IRQ mask
[1]	RW	M_TEMP_CRIT	TEMP_CRIT IRQ mask
[0]	RW	M_TEMP_WARN	TEMP_WARN IRQ mask

Table 30: SYS_MASK_1 (0x08)

Bit	Type	Symbol	Description
[3]	RW	M_PG1	PG1 event IRQ mask
[2]	RW	M_OV1	OV1 event IRQ mask
[1]	RW	M_UV1	UV1 event IRQ mask
[0]	RW	M_OC1	OC1 event IRQ mask

Table 31: SYS_MASK_2 (0x09)

Bit	Type	Symbol	Description
[2]	RW	M_GPIO2	GPIO2 IRQ mask
[1]	RW	M_GPIO1	GPIO1 IRQ mask
[0]	RW	M_GPIO0	GPIO0 IRQ mask

Table 32: SYS_MASK_3 (0x0A)

Bit	Type	Symbol	Description
[3]	RW	M_VR_HOT	Temp warning status IRQ mask. Initial value is determined by CONF pin setting at the start-up if CONF_EN = 1, see Section 5.2.3.3
[0]	RW	M_PG1_STAT	PG1 status IRQ mask. Initial value is determined by CONF pin setting at the start-up if CONF_EN = 1, see Section 5.2.3.3

Table 33: SYS_CONFIG_2 (0x0D)

Bit	Type	Symbol	Description
[6:5]	RW	OC_LATCHOFF	Over-current latch-off setting. BUCK shut-down after OCP for 8 µs/1 ms/3 ms unless disable setting. IRQ is generated unless IRQ is masked. **Value** **Description** 0x0 Latch off disable 0x1 Latch off after 8 µs of OCP signal 0x2 Latch off after 1 ms of OCP signal 0x3 Latch off after 3 ms of OCP signal
[4]	RW	OC_DVC_MASK	Over-current event (IRQ and latch-off feature) mask during DVC ramp-up and ramp-down
[3:2]	RW	PG_DVC_MASK	Power-good mask during DVC **Value** **Description** 0x0 No mask 0x1 Mask as not power good during DVC 0x2 Mask as power good during DVC 0x3 Reserved

Table 34: SYS_CONFIG_3 (0x0E)

Bit	Type	Symbol	Description
[6:4]	RW	OSC_TUNE	Tune oscillator frequency, tuned frequency = Current + OSC_TUNE * 160 kHz **Value** **Description** 0x3 3 0x2 2 0x1 1 0x0 0 0x7 -1 0x6 -2 0x5 -3 0x4 -4
[1]	RW	I2C_TIMEOUT	Enable automatic reset of 2-wire interface (if SDA stays low for >50 ms).

Table 35: SYS_GPIO0_0 (0x10)

Bit	Type	Symbol	Description
[4:1]	RW	GPIO0_MODE	GPIO function mode select **Value** **Description** 0x0 GPIO disable 0x1 EN1 input 0x2 Reserved 0x3 Reserved 0x4 DVC1 input 0x5 Reserved 0x6 Reserved 0x7 RELOAD input 0x8 PG1 output 0x9 Reserved 0xA Reserved 0xB Reserved 0xC nIRQ output 0xD Reserved 0xE Low output 0xF High output
[0]	RW	GPIO0_OBUF	GPIO output buffer select **Value** **Description** 0x0 open-drain output 0x1 push-pull output

Table 36: SYS_GPIO0_1 (0x11)

Bit	Type	Symbol	Description
[7]	RW	GPIO0_DEB_FALL	GPI debounce falling edge
[6]	RW	GPIO0_DEB_RISE	GPI debounce rising edge
[5:4]	RW	GPIO0_DEB	GPI debounce time **Value** **Description** 0x0 100 µs debounce 0x1 1 ms debounce 0x2 10 ms debounce 0x3 100 ms debounce
[3]	RW	GPIO0_PUPD	GPIO pull-up/pull-down enable **Value** **Description** 0x0 GPI: pull-down disabled, GPO: pull-up to AVDD disabled 0x1 GPI: pull-down enabled, GPO: pull-up to AVDD enabled

Bit	Type	Symbol	Description
[2]	RW	GPIO0_POL	GPIO polarity **Value** **Description** 0x0 GPIO is active-high 0x1 GPIO is active-low
[1:0]	RW	GPIO0_TRIG	GPI trigger type **Value** **Description** 0x0 Dual-edge triggered 0x1 Pos-edge triggered 0x2 Neg-edge triggered 0x3 Reserved (No trigger)

Table 37: SYS_GPIO1_0 (0x12)

Bit	Type	Symbol	Description
[4:1]	RW	GPIO1_MODE	GPIO function mode select. Initial value is determined by CONF pin setting at the start-up in CONF_EN = 1 **Value** **Description** 0x0 GPIO disable 0x1 EN1 input 0x2 Reserved 0x3 Reserved 0x4 DVC1 input 0x5 Reserved 0x6 Reserved 0x7 RELOAD input 0x8 PG1 output 0x9 Reserved 0xA Reserved 0xB Reserved 0xC nIRQ output 0xD Reserved 0xE Low output 0xF High output
[0]	RW	GPIO1_OBUF	GPIO output buffer select. Initial value is determined by CONF pin setting at the start-up in CONF_EN = 1 **Value** **Description** 0x0 open-drain output 0x1 push-pull output

Table 38: SYS_GPIO1_1 (0x13)

Bit	Type	Symbol	Description
[7]	RW	GPIO1_DEB_FALL	GPI debounce falling edge. Initial value is determined by CONF pin setting at the start-up in CONF_EN = 1
[6]	RW	GPIO1_DEB_RISE	GPI debounce rising edge. Initial value is determined by CONF pin setting at the start-up in CONF_EN = 1
[5:4]	RW	GPIO1_DEB	GPI debounce time. Initial value is determined by CONF pin setting at the start-up in CONF_EN = 1 **Value** **Description** 0x0 100 µs debounce 0x1 1 ms debounce 0x2 10 ms debounce 0x3 100 ms debounce
[3]	RW	GPIO1_PUPD	GPIO pull-up/pull-down enable. Initial value is determined by CONF pin setting at the start-up in CONF_EN = 1 **Value** **Description** 0x0 GPI: pull-down disabled, GPO: pull-up to AVDD disabled 0x1 GPI: pull-down enabled, GPO: pull-up to AVDD enabled
[2]	RW	GPIO1_POL	GPIO polarity. Initial value is determined by CONF pin setting at the start-up in CONF_EN = 1 **Value** **Description** 0x0 GPIO is active-high 0x1 GPIO is active-low
[1:0]	RW	GPIO1_TRIG	GPI trigger type. Initial value is determined by CONF pin setting at the start-up in CONF_EN = 1 **Value** **Description** 0x0 Dual-edge triggered 0x1 Pos-edge triggered 0x2 Neg-edge triggered 0x3 Reserved (No trigger)

Table 39: SYS_GPIO2_0 (0x14)

Bit	Type	Symbol	Description
[4:1]	RW	GPIO2_MODE	GPIO function mode select. Initial value is determined by CONF pin setting at the start-up in CONF_EN = 1 **Value** **Description** 0x0 GPIO disable 0x1 EN1 input 0x2 Reserved 0x3 Reserved 0x4 DVC1 input 0x5 Reserved 0x6 Reserved 0x7 RELOAD input 0x8 PG1 output 0x9 Reserved 0xA Reserved 0xB Reserved 0xC nIRQ output 0xD Reserved 0xE Low output 0xF High output
[0]	RW	GPIO2_OBUF	GPIO output buffer select. Initial value is determined by CONF pin setting at the start-up in CONF_EN = 1 **Value** **Description** 0x0 open-drain output 0x1 push-pull output

Table 40: SYS_GPIO2_1 (0x15)

Bit	Type	Symbol	Description
[7]	RW	GPIO2_DEB_FALL	GPI debounce falling edge. Initial value is determined by CONF pin setting at the start-up in CONF_EN = 1
[6]	RW	GPIO2_DEB_RISE	GPI debounce rising edge. Initial value is determined by CONF pin setting at the start-up in CONF_EN = 1
[5:4]	RW	GPIO2_DEB	GPI debounce time. Initial value is determined by CONF pin setting at the start-up in CONF_EN = 1 **Value** **Description** 0x0 100 µs debounce 0x1 1 ms debounce 0x2 10 ms debounce 0x3 100 ms debounce

Bit	Type	Symbol	Description
[3]	RW	GPIO2_PUPD	GPIO pull-up/pull-down enable. Initial value is determined by CONF pin setting at the start-up in CONF_EN = 1 **Value** **Description** 0x0 GPI: pull-down disabled, GPO: pull-up to AVDD disabled 0x1 GPI: pull-down enabled, GPO: pull-up to AVDD enabled
[2]	RW	GPIO2_POL	GPIO polarity. Initial value is determined by CONF pin setting at the start-up in CONF_EN = 1 **Value** **Description** 0x0 GPIO is active-high 0x1 GPIO is active-low
[1:0]	RW	GPIO2_TRIG	GPI trigger type. Initial value is determined by CONF pin setting at the start-up in CONF_EN = 1 **Value** **Description** 0x0 Dual-edge triggered 0x1 Pos-edge triggered 0x2 Neg-edge triggered 0x3 Reserved (No trigger)

Table 41: SYS_CFG_SLVADDR (0xA1)

Bit	Type	Symbol	Description
[6:0]	RW	I2C_SLAVE_ADDR	Slave address of the device. Default 0x68 (translated to 0xD0 8-bit I2C address), changed by OTP.

7.1.2 Buck1

Table 42: BUCK_BUCK1_0 (0x20)

Bit	Type	Symbol	Description
[6:4]	RW	CH1_SR_DVC_DWN	Voltage slew-rate for DVC ramp-down **Value** **Description** 0x0 10 mV/8 µs 0x1 10 mV/4 µs 0x2 10 mV/2 µs 0x3 10 mV/µs 0x4 20 mV/µs 0x5 Reserved 0x6 Reserved 0x7 Reserved
[3:1]	RW	CH1_SR_DVC_UP	Voltage slew-rate for DVC ramp-up **Value** **Description** 0x0 10 mV/8 µs 0x1 10 mV/4 µs 0x2 10 mV/2 µs 0x3 10 mV/µs 0x4 20 mV/µs 0x5 40 mV/µs 0x6 Reserved 0x7 Reserved
[0]	RW	CH1_EN	Channel enable. Initial value is determined by CONF pin setting at the start-up in CONF_EN = 1

Table 43: BUCK_BUCK1_1 (0x21)

Bit	Type	Symbol	Description
[6:4]	RW	CH1_SR_SHDN	Voltage slew-rate during shut-down **Value** **Description** 0x0 10 mV/8 µs 0x1 10 mV/4 µs 0x2 10 mV/2 µs 0x3 10 mV/µs 0x4 20 mV/µs 0x5 Reserved 0x6 Reserved 0x7 Immediate power-down

Bit	Type	Symbol	Description
[3:1]	RW	CH1_SR_STARTUP	Voltage slew-rate during startup **Value** **Description** 0x0 10 mV/8 µs 0x1 10 mV/4 µs 0x2 10 mV/2 µs 0x3 10 mV/µs 0x4 20 mV/µs 0x5 40 mV/µs 0x6 Reserved 0x7 Reserved
[0]	RW	CH1_PD_DIS	Pull-down while buck is disabled. 0: enable, 1: disable

Table 44: BUCK_BUCK1_2 (0x22)

Bit	Type	Symbol	Description
[3:0]	RW	CH1_ILIM	Select OCP threshold per phase (A). The value is configured by OTP and should not be modified while the buck is active. **Value** **Description** 0x0 Reserved 0x1 3.5 0x2 4.0 0x3 4.5 0x4 5.0 0x5 5.5 0x6 6.0 0x7 6.5 0x8 7.0 0x9 7.5 0xA 8.0 0xB 8.5 0xC 9.0 0xD 9.5 0xE 10.0 0xF Disable

Table 45: BUCK_BUCK1_3 (0x23)

Bit	Type	Symbol	Description
[7:0]	RW	CH1_VMAX	VOUT max setting (V): From 0.30 V (0x1E) to 1.90 V (0xBE) in 10 mV steps. This is a read-only register. **Value** **Description** 0x1E 0.3 0x1F 0.31 0x20 0.32 Continuing through… 0x99 1.53 To… 0xBD 1.89 0xBE 1.9

Table 46: BUCK_BUCK1_4 (0x24)

Bit	Type	Symbol	Description
[4]	RW	CH1_VSEL	Output voltage and operation selection: 0: A, 1: B. Initial value is determined by CONF pin setting at the start-up in CONF_EN = 1
[3:2]	RW	CH1_B_MODE	Operation mode selection. Initial value is determined by CONF pin setting at the start-up in CONF_EN = 1 **Value** **Description** 0x0 Force PFM operation 0x1 Force PWM operation (full phase) 0x2 Force PWM operation (with phase shedding) 0x3 Auto mode
[1:0]	RW	CH1_A_MODE	Operation mode selection. Initial value is determined by CONF pin setting at the start-up in CONF_EN = 1 **Value** **Description** 0x0 Force PFM operation 0x1 Force PWM operation (full phase) 0x2 Force PWM operation (with phase shedding) 0x3 Auto mode

Table 47: BUCK_BUCK1_5 (0x25)

Bit	Type	Symbol	Description
[7:0]	RW	CH1_A_VOUT	Output voltage setting A: Initial value is determined by CONF pin setting at the start-up in CONF_EN = 1 From 0.30 V (0x1E) to 1.90 V (0xBE) in steps of 10 mV (default 1.0 V) Write-protected when value is written below 0.30 V or above 1.90 V **Value** **Description** 0x1E 0.3 0x1F 0.31 0x20 0.32 Continuing through… 0x64 1 To… 0xBC 1.88 0xBD 1.89 0xBE 1.9

Table 48: BUCK_BUCK1_6 (0x26)

Bit	Type	Symbol	Description
[7:0]	RW	CH1_B_VOUT	Output voltage setting B: Initial value is determined by CONF pin setting at the start-up in CONF_EN = 1 From 0.30 V (0x1E) to 1.90 V (0xBE) in steps of 10 mV (default 1.0 V) Write-protected when value is written below 0.30 V or above 1.90 V **Value** **Description** 0x1E 0.3 0x1F 0.31 0x20 0.32 Continuing through… 0x64 1 To… 0xBC 1.88 0xBD 1.89 0xBE 1.9

7.1.3 Serialization

Table 49: OTP_DEVICE_ID (0x48)

Bit	Type	Symbol	Description
[7:0]	R	DEV_ID	Device ID

Table 50: OTP_VARIANT_ID (0x49)

Bit	Type	Symbol	Description
[7:4]	R	MRC	Mask Revision Code
[3:0]	R	VRC	Chip Variant Code

Table 51: OTP_CUSTOMER_ID (0x4A)

Bit	Type	Symbol	Description
[7:0]	R	CUST_ID	Customer ID

Table 52: OTP_CONFIG_ID (0x4B)

Bit	Type	Symbol	Description
[7:0]	R	CONFIG_REV	OTP Variant

8. Moisture Sensitivity Level

The Moisture Sensitivity Level (MSL) is an indicator for the maximum allowable time period (floor lifetime) in which a moisture sensitive plastic device, once removed from the dry bag, can be exposed to an environment with a specified maximum temperature and a maximum relative humidity before the solder reflow process. The MSL classification is defined in Table 53.

For detailed information on MSL levels, refer to the IPC/JEDEC standard J-STD-020, which can be downloaded from http://www.jedec.org.

The FCQFN package is qualified for MSL 3.

Table 53: MSL classification

MSL level	Floor lifetime	Conditions
MSL 4	72 hours	30°C/60% RH
MSL 3	168 hours	30°C/60% RH
MSL 2A	4 weeks	30°C/60% RH
MSL 2	1 year	30°C/60% RH
MSL 1	Unlimited	30°C/85% RH

8.1 Soldering Information

Refer to the IPC/JEDEC standard J-STD-020 for relevant soldering information. This document can be downloaded from http://www.jedec.org.

9. Package Outline Drawings

9.1 Package Outlines



SYMBOL	MILLIMETER			INCH		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	0.50	0.55	0.60	0.020	0.022	0.024
A1	0.00	0.02	0.05	0.000	0.001	0.002
A3		0.150 REF			0.006 REF	
b	0.20	0.25	0.30	0.008	0.010	0.012
D	4.75	4.80	4.85	0.187	0.189	0.191
E	3.25	3.30	3.35	0.128	0.130	0.132
e		0.50 BSC			0.020 BSC	
L	0.35	0.40	0.45	0.014	0.016	0.018
D2	0.80	0.85	0.90	0.032	0.034	0.035
E2	1.26	1.31	1.36	0.050	0.052	0.054
D3	0.96	1.01	1.06	0.038	0.040	0.042
E3	0.58	0.63	0.68	0.023	0.025	0.027
S1		0.26 REF			0.010 REF	
S2		1.27 REF			0.050 REF	
S3		1.58 REF			0.062 REF	
S4		0.80 REF			0.031 REF	
S5		0.77 REF			0.030 REF	
S6		0.79 REF			0.031 REF	
S7		1.24 REF			0.049 REF	
S8		0.05 REF			0.002 REF	
aaa		0.07			0.003	
bbb		0.07			0.003	
ccc		0.10			0.004	
ddd		0.05			0.002	
eee		0.08			0.003	

A1 MAX LEAD COPLANARITY 0.05mm
STANDARD TOLERANCE : ±0.05

Figure 14. Package Outline Drawing

9.2 Package Marking

Package Marking		
A1 Corner >	Marking Content	Format
1st	•	Pin 1 ID
2nd	D A 9 1 3 0	Orientation/Part No.
3rd	x x A T y y	OTP/Option/Year
4th	w w z z z z	Date Code
Date Code Format: yy = Year, ww = Week, zzzz = Traceability		
xx identifies the OTP Variant		
A or AT optionally indicate the Automotive and Automotive high temp test options.		

10. Ordering Information

The ordering number consists of the part number followed by a suffix indicating the packing method. For details and availability, please consult your Renesas local sales representative.

Table 54: Ordering information

Part number	Package	Package Description	MOQ
DA9130-xxRT2	24 FCQFN wettable flanks, 3.3 x 4.8	T&R, 4800 pcs	3 Reels - 14400
DA9130-xxRT1	24 FCQFN wettable flanks	Tray, 490 pcs	30 Trays - 14700 pcs

10.1 Variants Ordering Information

DA9130 supports delivery of variants indicated by xx in the part number above, where xx is replaced with the actual variant number. Please contact your Renesas local sales representative to discuss requirements.

11. Layout Guidelines



Figure 15. DA9130 Footprint

Additional information:

- Standard pads are 0.85 mm x 0.3 mm with 0.05 mm radius corners.
- Solder paste aperture is the same size as the copper pads
- Solder mask is 0.05 mm over size. That is 0.95 mm x 0.4 mm with 0.1mm radius corners.
- Solder paste on custom pads is split into multiple apertures meeting standard area coverage of 30 to 70 %.

11.1 Custom Pads Details



Figure 16. DA9130 Footprint Details

RoHS Compliance

Renesas Electronics' suppliers certify that its products are in compliance with the requirements of Directive 2011/65/EU of the European Parliament on the restriction of the use of certain hazardous substances in electrical and electronic equipment. RoHS certificates from our suppliers are available on request.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.