

### HS-302AEH

Radiation Hardened BiCMOS Dual DPST Analog Switch

### **Description**

The HS-302AEH is a dual Double-Pole, Single-Throw (DPST) analog switch fabricated using the Renesas dielectrically isolated Radiation Hardened Silicon Gate (RSG) process technology to ensure latch-up free operation. The HS-302AEH is pin compatible and functionally equivalent to the HS-302RH.

The HS-302AEH offers convenient switching controlled by 5V digital inputs and low-resistance switching performance for analog voltages up to the supply rails. ON-resistance is low and stays reasonably constant across the full range of operating voltage and current and as over exposure to radiation.

The HS-302AEH is available in a 14 Ld CDFP or die form and operates across the extended temperature range of -55°C to +125°C.

### **Applications**

- Signal processing applications
- Power supply control




Figure 1. Logic Circuit

Table 1. Truth Table

Logic	All Switches		
0	OFF		
1	ON		

### **Features**

- Qualified & Screened to DLA SMD 5962-95812
- No latch-up, dielectrically isolated device islands
- Pin and functionally compatible with Renesas HS-302RH series analog switches
- Analog signal range equal to the supply voltage range
- Low leakage: 150nA (maximum, post-rad)
- Low r<sub>ON</sub>: 60Ω (maximum, post-rad)
- Low standby supply current: ±150µA (maximum, post-rad)
- TID Rad Hard Assurance (RHA) wafer-by-wafer testing
  - HDR (50rad(Si)/s to 300rad(Si)/s): 100krad(Si)
  - LDR (<0.01rad(Si)/s): 50krad(Si)
- Single event effects
  - SEE for LET = 60MeV·cm²/mg at 60° incident angle, <150pC charge transferred to the output of an off switch (based on SOI design calculations)




Figure 2. r<sub>ON</sub> vs Signal Level vs Temperature

# **Contents**

1.	Pin Ir	nformation	3
	1.1	Pin Assignments	3
	1.2	Pin Descriptions	3
2.	Spec	ifications	4
	2.1	Absolute Maximum Ratings	4
	2.2	Thermal Information	4
	2.3	Recommended Operation Conditions	4
	2.4	Electrical Specifications	5
3.	Test (	Circuits and Waveforms	7
	3.1	Switching Times	7
4.	Typic	al Performance Curves	8
5.	Die C	haracteristics	. 10
6.	Metal	lization Mask Layout	. 11
	6.1	Layout Characteristics	
7.	Pack	age Outline Drawing	. 12
8.	Orde	ring Information	. 12
9.	Revis	sion History	. 13



## 1. Pin Information

# 1.1 Pin Assignments




Figure 3. Pin Assignments - Top View

# 1.2 Pin Descriptions

Pin Number	Pin Name	Pin Description	
1	NC	Not electrically connected	
2	S3		
5	S1	Analog quitable course connection	
10	S2	Analog switch: source connection	
13	S4		
3	D3		
4	D1	Analog quitabi drain connection	
11	D2	Analog switch: drain connection	
12	D4		
6	IN1	Digital control input for SW1 and SW3	
7	GND	Ground	
8	V-	Negative power supply	
9	IN2	Digital control input for SW2 and SW4	
14	V+	Positive power supply	
N/A	LID	Electrically floating	

## 2. Specifications

### 2.1 Absolute Maximum Ratings

**Caution**: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

Parameter	Minimum	Maximum	Unit
Voltage Between V+ and V- Terminals	-	35	V
±V <sub>SUPPLY</sub> to Ground (V+, V-)	-	±17.5	V
Analog Input Voltage, (+V <sub>S</sub> )	-	+V <sub>SUPPLY</sub> + 1.5	V
Analog Input Voltage, (-V <sub>S</sub> )	-	-V <sub>SUPPLY</sub> - 1.5	V
Peak Current (S or D), (Pulse at 1ms, 10% Duty Cycle Max)	-	40	mA
Continuous Current	-	10	mA
Digital Input Voltage, (+V <sub>A</sub> )	-	+V <sub>SUPPLY</sub> + 4	V
Digital Input Voltage, (-V <sub>A</sub> )	-	-V <sub>SUPPLY</sub> - 4	V
Human Body Model (Tested per MIL-PRF-883 TM 3015.7)	-	2	kV
Machine Model (Tested per EIA/JESD22-A115-A)	-	200	V
Charged Device Model (Tested per JESD22-C101D)	-	1	kV

### 2.2 Thermal Information

Parameter	Package	Symbol	Conditions	Typical Value	Unit
Thermal Resistance	e Flatpack Package	θ <sub>JA</sub> [1]	Junction to ambient	105	°C/W
Thermal Resistance		θ <sub>JC</sub> <sup>[2]</sup>	Junction to case	17	°C/W

<sup>1.</sup>  $\theta_{JA}$  is measured in free air with the component mounted on a low-effective thermal conductivity test board in free air. See TB379.

<sup>2.</sup> For  $\theta_{JC}$ , the case temperature location is the center of the package underside.

Parameter	Minimum	Maximum	Unit
Package Power Dissipation at 125°C, Flatpack Package	-	0.48	W
Junction Temperature (T <sub>J</sub> )	-	+175	°C
Storage Temperature Range	-65	+150	°C

## 2.3 Recommended Operation Conditions

Parameter	Minimum	Maximum	Unit
Operating Temperature Range	-55	+125	°C
Operating Supply Voltage Range (±V <sub>SUPPLY</sub> )	-	±15	V
Analog Input Voltage (V <sub>S</sub> )	-	±V <sub>SUPPLY</sub>	V
Logic Low Level (V <sub>AL</sub> )	0	0.8	V
Logic High Level (V <sub>AH</sub> )	4.0	+V <sub>SUPPLY</sub>	V



### 2.4 Electrical Specifications

 $V_{SUPPLY}$  = ±15V unless otherwise specified. Boldface limits either apply across the operating temperature range -55°C to +125°C or across a total ionizing dose of 100krad(Si) with exposure of a high dose rate of 50 to 300rad(Si)/s and a total ionizing dose of 50krad(Si) with exposure at a low dose rate of <10mrad(Si)/s.

Parameter	Symbol	Test Conditions	Min <sup>[1]</sup>	Тур	Max <sup>[1]</sup>	Unit
		V <sub>D</sub> = 10V, I <sub>S</sub> = -10mA, T <sub>A</sub> = +25°C	-	-	50	Ω
Switch On-Resistance	+r <sub>DS(ON)</sub>	T <sub>A</sub> = -55°C to +125°C	-	35	75	Ω
		T <sub>A</sub> = 25°C, post radiation	-	-	60	Ω
		V <sub>D</sub> = -10V, I <sub>S</sub> = 10mA, T <sub>A</sub> = +25°C	-	-	50	Ω
Switch On-Resistance	-r <sub>DS(ON)</sub>	T <sub>A</sub> = -55°C to +125°C	-	35	75	Ω
		T <sub>A</sub> = 25°C, post radiation	-	-	60	Ω
		V <sub>S</sub> = +14V, V <sub>D</sub> = -14V, T <sub>A</sub> = +25°C	-100	-	100	nA
		V <sub>S</sub> = +14V, V <sub>D</sub> = -14V, T <sub>A</sub> = -55°C to +125°C	-150	0.05	150	nA
Leakage Current into Source		$V_S$ = +14V, $V_D$ = -14V, $T_A$ = +25°C, post radiation	-150	-	150	nA
Terminal of an OFF Switch	+I <sub>S(OFF)</sub>	V <sub>S</sub> = +15V, V <sub>D</sub> = -15V, T <sub>A</sub> = +25°C	-1	-	1	μA
		V <sub>S</sub> = +15V, V <sub>D</sub> = -15V, T <sub>A</sub> = -55°C to +125°C	-20	-	20	μA
		$V_S$ = +15V, $V_D$ = -15V, $T_A$ = +25°C, post radiation	-20	-	20	μΑ
		V <sub>S</sub> = -14V, V <sub>D</sub> = +14V, T <sub>A</sub> = +25°C	-100	-	100	nA
		V <sub>S</sub> = -14V, V <sub>D</sub> = +14V, T <sub>A</sub> = -55°C to +125°C	-150	0.05	150	nA
Leakage Current into Source	-Is(OFF)	$V_S$ = -14V, $V_D$ = +14V, $T_A$ = +25°C, post radiation	-150	-	150	nA
Terminal of an OFF Switch		V <sub>S</sub> = -15V, V <sub>D</sub> = +15V, T <sub>A</sub> = +25°C	-1	-	1	μΑ
		V <sub>S</sub> = -15V, V <sub>D</sub> = +15V, T <sub>A</sub> = -55°C to +125°C	-20	-	20	μΑ
		$V_S$ = -15V, $V_D$ = +15V, $T_A$ = +25°C, post radiation	-20	-	20	μΑ
		V <sub>S</sub> = +14V, V <sub>D</sub> = -14V, T <sub>A</sub> = +25°C	-100	-	100	nA
		V <sub>S</sub> = +14V, V <sub>D</sub> = -14V, T <sub>A</sub> = -55°C to +125°C	-150	0.05	150	nA
Leakage Current into Drain Terminal	41	$V_S$ = +14V, $V_D$ = -14V, $T_A$ = +25°C, post radiation	-150	-	150	nA
of an OFF Switch	+I <sub>D(OFF)</sub>	V <sub>S</sub> = +15V, V <sub>D</sub> = -15V, T <sub>A</sub> = +25°C	-1	-	1	μA
		V <sub>S</sub> = +15V, V <sub>D</sub> = -15V, T <sub>A</sub> = -55°C to +125°C	-20	-	20	μA
		$V_S$ = +15V, $V_D$ = -15V, $T_A$ = +25°C, post radiation	-20	-	20	μΑ
		V <sub>S</sub> = -14V, V <sub>D</sub> = +14V, T <sub>A</sub> = +25°C	-100	-	100	nA
		$V_S = -14V$ , $V_D = +14V$ , $T_A = -55^{\circ}C$ to $+125^{\circ}C$	-150	0.5	150	nA
Leakage Current into Drain Terminal		$V_S$ = -14V, $V_D$ = +14V, $T_A$ = +25°C, post radiation	-150	-	150	nA
of an OFF Switch	-I <sub>D(OFF)</sub>	V <sub>S</sub> = -15V, V <sub>D</sub> = +15V, T <sub>A</sub> = +25°C	-1	-	1	μA
		$V_S = -15V$ , $V_D = +15V$ , $T_A = -55^{\circ}C$ to $+125^{\circ}C$	-20	-	20	μΑ
		$V_S$ = -15V, $V_D$ = +15V, $T_A$ = +25°C, post radiation	-20	-	20	μΑ
		V <sub>S</sub> = +14V, V <sub>D</sub> = +14V, T <sub>A</sub> = +25°C	-20	-	20	nA
Leakage Current from an ON Driver	+I <sub>D(ON)</sub>	V <sub>S</sub> = +14V, V <sub>D</sub> = +14V, T <sub>A</sub> = -55°C to +125°C	-100	-0.1	100	nA
into the Switch (Drain and Source)	2(014)	$V_S$ = +14V, $V_D$ = +14V, $T_A$ = +25°C, post radiation	-100	-	100	nA



 $V_{SUPPLY}$  = ±15V unless otherwise specified. Boldface limits either apply across the operating temperature range -55°C to +125°C or across a total ionizing dose of 100krad(Si) with exposure of a high dose rate of 50 to 300rad(Si)/s and a total ionizing dose of 50krad(Si) with exposure at a low dose rate of <10mrad(Si)/s. (Cont.)

Parameter	Symbol	Test Conditions	Min <sup>[1]</sup>	Тур	Max <sup>[1]</sup>	Unit
		V <sub>S</sub> = -14V, V <sub>D</sub> = -14V, T <sub>A</sub> = +25°C	-20	-	20	nA
Leakage Current from an ON Driver into the Switch (Drain and Source)	-I <sub>D(ON)</sub>	$V_S = -14V$ , $V_D = -14V$ , $T_A = -55^{\circ}C$ to $+125^{\circ}C$	-100	-0.1	100	nA
into the emiter (Brain and estates)		$V_S = -14V$ , $V_D = -14V$ , $T_A = +25$ °C, post radiation	-100	-	100	nA
		All Channels V <sub>A</sub> = 0.8V, T <sub>A</sub> = -55°C to +125°C	-1	-	1	μΑ
Low Level Input Address Current	I <sub>AL</sub>	All Channels V <sub>A</sub> = 0.8V, T <sub>A</sub> = +25°C, post radiation	-1	-	1	μΑ
		All Channels V <sub>A</sub> = 4.0V, T <sub>A</sub> = -55°C to +125°C	-1	-	1	μΑ
High Level Input Address Current	I <sub>AH</sub>	All Channels V <sub>A</sub> = 4.0V, T <sub>A</sub> = +25°C, post radiation	-1	-	1	μΑ
		All Channels V <sub>A</sub> = 0.8V, T <sub>A</sub> = +25°C	-	-	100	μΑ
		All Channels V <sub>A</sub> = 0.8V, T <sub>A</sub> = -55°C to +125°C	-	45	150	μΑ
		All Channels V <sub>A</sub> = 0.8V, T <sub>A</sub> = +25°C, post radiation	-	-	150	μΑ
Positive Supply Current	l+	$V_{A1} = 0V$ , $V_{A2} = 4V$ , $V_{A1} = 4V$ , $V_{A2} = 0V$ , $V_{A2} = 0V$	-	-	0.4	mA
		V <sub>A1</sub> = 0V, V <sub>A2</sub> = 4V, V <sub>A1</sub> = 4V, V <sub>A2</sub> = 0V, T <sub>A</sub> = -55°C to +125°C	-	0.15	0.6	mA
		$V_{A1} = 0V$ , $V_{A2} = 4V$ , $V_{A1} = 4V$ , $V_{A2} = 0V$ , $V_{A2} = 0V$ , $V_{A3} = +25$ °C, post radiation	-	-	0.6	mA
	l-	All Channels V <sub>A</sub> = 0.8V, T <sub>A</sub> = +25°C	-	-	-10	μΑ
		All Channels V <sub>A</sub> = 0.8V, T <sub>A</sub> = -55°C to +125°C	-	-0.1	-100	μΑ
		All Channels V <sub>A</sub> = 0.8V, T <sub>A</sub> = +25°C, post radiation	-	-	-100	μΑ
Negative Supply Current		V <sub>A1</sub> = 0V, V <sub>A2</sub> = 4V, V <sub>A1</sub> = 4V, V <sub>A2</sub> = 0V, T <sub>A</sub> = +25°C	-	-	-10	μΑ
		V <sub>A1</sub> = 0V, V <sub>A2</sub> = 4V, V <sub>A1</sub> = 4V, V <sub>A2</sub> = 0V, T <sub>A</sub> = -55°C to +125°C	-	-0.1	-100	μΑ
		$V_{A1} = 0V$ , $V_{A2} = 4V$ , $V_{A1} = 4V$ , $V_{A2} = 0V$ , $V_{A2} = 0V$ , $V_{A3} = +25$ °C, post radiation	-	-	-100	μΑ
Switch Input Capacitance <sup>[2]</sup>	C <sub>IS(OFF)</sub>	From Source to GND	-	-	28	pF
Driver Input Capacitance <sup>[2]</sup>	C <sub>C1</sub>	V <sub>A</sub> = 0V	-	-	10	pF
Driver Input Capacitance <sup>[2]</sup>	C <sub>C2</sub>	V <sub>A</sub> = 15V	-	-	10	pF
Switch Output <sup>[2]</sup>	C <sub>OS</sub>	Measured Drain to GND	-	-	32	pF
Off Isolation <sup>[2]</sup>	V <sub>ISO</sub>	V <sub>GEN</sub> = 1V <sub>P-P</sub> , f = 1MHz	40	-	-	dB
Cross Talk <sup>[2]</sup>	V <sub>CR</sub>	V <sub>GEN</sub> = 1V <sub>P-P</sub> , f = 1MHz	40	-	-	dB
Charge Transfer Error <sup>[2]</sup>	V <sub>CTE</sub>	$V_S = GND, C_L = 0.01 \mu F$	-	-	15	mV
		$R_L = 300\Omega$ , $V_S = 3V$ , $V_{AH} = 4V$ , $V_{AL} = 0V$ , $T_A = +25^{\circ}C$	-	-	375	ns
Switch Turn-On Time	t <sub>ON</sub>	T <sub>A</sub> = -55°C to +125°C	-	250	500	ns
		T <sub>A</sub> = +25°C, post radiation	-	-	1	μs
		$R_L = 300\Omega$ , $V_S = 3V$ , $V_{AH} = 4V$ , $V_{AL} = 0V$	-	-	300	ns
Switch Turn-Off Time	t <sub>OFF</sub>	T <sub>A</sub> = -55°C to +125°C	-	200	450	ns
		T <sub>A</sub> = +25°C, post radiation	-	-	1	μs


<sup>1.</sup> Compliance to datasheet limits is assured by one or more methods: production test, characterization, and/or design.



<sup>2.</sup>  $V_{AL} = 0V$  and  $V_{AH} = 4V$ .


### 3. Test Circuits and Waveforms

## 3.1 Switching Times



Logic input waveform is inverted for switches that have the opposite logic sense.

Figure 4. Switching Times Measurement Points



Logic input waveform is inverted for switches that have the opposite logic sense.

**Figure 6. Charge Transfer Error Measurement Points** 






Figure 8. Off Isolation Test Circuit



Repeat test for all switches. C<sub>L</sub> includes fixture and stray capacitance.

$$V_{OUT} = V_{(NO \text{ or NC})} \frac{R_L}{R_L + r_{ON}}$$

Figure 5. Switching Times Test Circuit



Repeat test for all switches.  $\mathbf{C}_{\mathbf{L}}$  includes fixture and stray capacitance.

Figure 7. Charge Transfer Error Test Circuit





Figure 9. r<sub>ON</sub> Test Circuit








Figure 10. Crosstalk Test Circuit

Figure 11. Capacitance Test Circuit

# 4. Typical Performance Curves

 $V_S$  = ±15V,  $V_{CM}$  = 0V,  $R_L$  = Open,  $T_A$  = +25°C, unless otherwise specified.









Figure 13.  $r_{ON}$  vs Signal Level vs Supply Voltages


 $V_S$  = ±15V,  $V_{CM}$  = 0V,  $R_L$  = Open,  $T_A$  = +25°C, unless otherwise specified. (Cont.)



600  $R_L = 300\Omega$ 550 500 450  $V_S = \pm 5V$ 400 <u>و</u> 350 V<sub>S</sub> = ±12V <sup>2</sup> 300 250  $V_S = \pm 10V$ 200 150 100 -55 -35 -15 85 105 125 Temperature (°C)

Figure 14.  $t_{\text{ON}}$  and  $t_{\text{OFF}}$  vs Temperature

Figure 15. t<sub>ON</sub> vs Temperature vs Supply Voltages







Figure 16. t<sub>OFF</sub> vs Temperature vs Supply Voltages

Figure 17.  $t_{ON}$  and  $t_{OFF}$  vs Temperature








Figure 18. Frequency Response vs Frequency

Figure 19. Off Isolation vs Frequency








Figure 20.  $V_{IH}$  /  $V_{IL}$  vs Temperature vs Supply Voltages


Figure 21. I+ vs Logic In

## 5. Die Characteristics

Table 2. Die and Assembly Related Information

Die Information		
Dimensions	2815µm x 5325µm (110.83mils x 209.65mils) Thickness: 483µm ±25.4µm (19 mils ±1 mil)	
Interface Materials		
Glassivation	Type: PSG (Phosphorous Silicon Glass) Thickness: 8.0kÅ ±1.0kÅ	
Top Metallization	Type: AlSiCu Thickness: 16.0kÅ ±2kÅ	
Backside Finish	Silicon	
Substrate	Radiation Hardened Silicon Gate, Dielectric Isolation	
Assembly Information		
Substrate Potential	Unbiased (DI)	
Additional Information	·	
Worst Case Current Density	<2.0 x 10 <sup>5</sup> A/cm <sup>2</sup>	
Transistor Count	348	
Package Lid Potential	Floating	

# 6. Metallization Mask Layout



### 6.1 Layout Characteristics

Step and Repeat: 2815µmx5325µm

**Table 3. Layout X-Y Coordinates** 

Pad Name	Χ (μm)	Υ (μm)	DX (µm)	DY (μm)
S3	0	4672.5	109	109
D3	-4.5	3861	109	109
D1	-4.5	1314	109	109
S1	0	617.5	109	109
IN1 <sup>[1]</sup>	0	0	109	109
GND	878	0	109	109
V-	1246	0	109	109
IN2	2124	0	109	109
S2	2124	617.5	109	109
D2	2128.5	1314	109	109
D4	2128.5	3861	109	109
S4	2124	4672	109	109
V+	1062	4675	109	109

<sup>1.</sup> Origin as labeled in the Metallization Mask layout is the centroid of the pad labeled IN1.

## 7. Package Outline Drawing

The package outline drawing is located at the end of this document and is accessible from the Renesas website. The package information is the most current data available and is subject to change without revision of this document.

## 8. Ordering Information

Ordering SMD Number <sup>[1]</sup>	Part Number <sup>[2]</sup>	Radiation Hardness (Total Ionizing Dose)	Package Description (RoHS Compliant)	Pkg. Dwg. #	Carrier Type	Temp. Range
5962R9581205VXC	HS9-302AEH-Q	HDR to 100krad(Si)	14 Ld Flatpack	K14.A	Tray	
5962R9581205V9A	HS0-302AEH-Q <sup>[3]</sup>	LDR to 50krad(Si)	Die	N/A	N/A	-55 to
N/A	HS9-302AEH/PROTO <sup>[4]</sup>	N/A	14 Ld Flatpack	K14.A	Tray	+125°C
N/A	HS0-302AEH/SAMPLE[3][4]	N/A	Die	N/A	N/A	

<sup>1.</sup> Specifications for Rad Hard QML devices are controlled by the Defense Logistics Agency Land and Maritime (DLA). The SMD numbers listed must be used when ordering.



These Pb-free Hermetic packaged products employ 100% Au plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations.

<sup>3.</sup> Die product tested at T<sub>A</sub> = + 25°C. The wafer probe test includes functional and parametric testing sufficient to make the die capable of meeting the electrical performance outlined in Electrical Specifications.

<sup>4.</sup> The /PROTO and /SAMPLE are not rated or certified for Total Ionizing Dose (TID) or Single Event Effect (SEE) immunity. These parts are intended for engineering evaluation purposes only. The /PROTO parts meet the electrical limits and conditions across temperature specified in the DLA SMD and are in the same form and fit as the qualified device. The /SAMPLE parts are capable of meeting the electrical limits and conditions specified in the DLA SMD. The /SAMPLE parts do not receive 100% screening across temperature to the DLA SMD electrical limits. These part types do not come with a Certificate of Conformance because they are not DLA qualified devices.

# 9. Revision History


Revision	Date	Change
3.01	Mar 14, 2025	Applied the latest template. Updated Feature bullet. Updated Ordering Information table. Updated POD to the latest version; changes are as follows:  • Applied latest template  • Corrected typo in the mm value for dimension E1 from 7.11 to 7.37mm  • Corrected typo in the dimension of the bottom ceramic pedestal width.
3.00	Jul 7, 2021	Removed Related Literature section. Updated Ordering information table format, added Rad hard information, and updated notes. On page 11 in table 2, Die Characteristics in the Dimensions row change from (106mils x 205mils) to (110.83mils x 209.65mils).
2.00	Jul 18, 2019	Updated single event effects information on page 1. Updated links. Removed About Intersil section. Applied new template.
1.00	Mar 17, 2017	Changed the title from "CMOS" to "BiCMOS" Added "Related Literature" section Added Note 5.
0.00	Jul 15, 2016	Initial release



### Package Outline Drawing



14 Lead Ceramic Metal Seal Flatpack Package POD Number: K14.A, Revision no: 02, Date Created: Mar 4, 2025



### Notes:

- 1 Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacture's identification shall not be used as a pin one identification mark.
- This dimension allows for off-center lid, meniscus, and glass overrun.
- The maximum limits of lead dimensions (section A-A) shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate finish is applied.
- Measure dimension at all four corners.
- For bottom-brazed lead packages, no organic or polymeric materials shall be molded to the bottom of the package to cover the leads.
- This dimension shall be measured at the point of exit (beyond the meniscus) of the lead from the body. This dimension's minimum shall be reduced by 0.0015 inch (0.038mm) maximum when solder dip lead finish is applied.
- 7. Dimensioning and tolerancing per ANSI Y14.5M 1982.
- 8. Dimensions: INCH(mm). Controlling dimension: INCH.
- 9. Compliant to MIL-STD-1835 CDFP3-F14 (F-2A, CONFIGURATION B).

#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <a href="https://www.renesas.com/contact-us/">www.renesas.com/contact-us/</a>.