

#### HS-303CEH

Radiation Hardened BiCMOS Dual SPDT Analog Switch

### **Description**

The HS-303CEH is an analog switch and a monolithic device that is fabricated using the Renesas dielectrically isolated Radiation Hardened Silicon Gate (RSG) process technology to ensure latch-up free operation. The HS-303CEH is pinout compatible and functionally equivalent to the HS-303RH. The HS-303CEH offers low-resistance switching performance for analog voltages up to the supply rails. ON-resistance is low and stays reasonably constant across the full range of operating voltage and current. ON-resistance also stays reasonably constant when exposed to radiation.

Break-before-make switching is controlled by 5V digital inputs. The HS-303CEH can operate with ±15V rails.

### **Applications**

- Signal processing applications
- Power supply control

#### **Features**

- Qualified & Screened to DLA SMD 5962-95813
- No latch-up, dielectrically isolated device islands
- Pinout and functionally compatible with the HS-303RH series of analog switches
- Analog signal range equal to the supply voltage range
- Low leakage: 150nA (max, post-rad)
- Low r<sub>ON</sub>: 60Ω (max, post-rad)
- Low standby supply current: ±150µA (max, post-rad)
- TID Rad Hard Assurance (RHA) wafer-by-wafer testing
  - HDR (50rad(Si)/s to 300rad(Si)/s): 100krad(Si)
  - LDR (<0.01rad(Si)/s): 50krad(Si)</li>
- SEE Characterization
  - For LET = 60MeV·cm²/mg at 60° incident angle,
     <150pC charge transferred to the output of an off switch (based on SOI design calculations)</li>




Figure 1. Logic Circuit

Table 1. Truth Table

Logic	SW1 and SW2	SW3 and SW4
0	OFF	ON
1	ON	OFF




Figure 2. Recommended Operating Area in Grey

# **Contents**

1.	Pin Ir	nformation	3
	1.1	Pin Assignments	3
	1.2	Pin Descriptions	3
2.	Spec	ifications	4
	2.1	Absolute Maximum Ratings	4
	2.2	Thermal Information	4
	2.3	Recommended Operation Conditions	4
	2.4	Electrical Specifications	5
	2.5	Post Radiation Characteristics (Test Rate 50rad(Si)/s to 300rad(Si)/s)	5
	2.6	Post Radiation Characteristics (Test Rate <10mrad(Si)/s)	6
3.	Test	Circuits	7
4.		haracteristics	
5.	Metal	lization Mask Layout	9
	5.1	Layout Characteristics	
6.	Pack	age Outline Drawing	0
7.	Orde	ring Information1	0
8	Revis	sion History	1



# 1. Pin Information

# 1.1 Pin Assignments




Figure 3. Pin Assignments - Top View

# 1.2 Pin Descriptions

Pin Number	Pin Name	Pin Description
1	NC	Not electrically connected
2	S3	Analog switch: source connection
3	D3	Analog switch: drain connection
4	D1	Analog switch: drain connection
5	S1	Analog switch: source connection
6	IN1	Digital control input for SW1 and SW3
7	GND	Ground
8	V-	Negative power supply
9	IN2	Digital control input for SW2 and SW4
10	S2	Analog switch: source connection
11	D2	Analog switch: drain connection
12	D4	Analog switch: drain connection
13	S4	Analog switch: source connection
14	V+	Positive power supply

# 2. Specifications

# 2.1 Absolute Maximum Ratings

**Caution**: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

Parameter	Minimum	Maximum	Unit
Voltage Between V+ and V- Terminals	-	35	V
±V <sub>SUPPLY</sub> to Ground (V+, V-)	-	±17.5	V
Analog Input Voltage, (+V <sub>S</sub> )	-	+V <sub>SUPPLY</sub> + 1.5	V
Analog Input Voltage, (-V <sub>S</sub> )	-	-V <sub>SUPPLY</sub> - 1.5	V
Peak Current (S or D), (Pulse at 1ms, 10% Duty Cycle Max)	-	40	mA
Continuous Current	-	10	mA
Digital Input Voltage, (+V <sub>A</sub> )	-	+V <sub>SUPPLY</sub> + 4	V
Digital Input Voltage, (-V <sub>A</sub> )	-	-V <sub>SUPPLY</sub> - 4	V
Human Body Model	-	2	kV
Machine Model	-	200	V
Charged Device Model	-	1	kV

### 2.2 Thermal Information

Parameter Package		Symbol	Conditions	Typical Value	Unit
Thermal Resistance	Flatpack Package	θ <sub>JA</sub> [1]	Junction to ambient	105	°C/W
	Tratpack Fackage	θ <sub>JC</sub> <sup>[2]</sup>	Junction to case	17	°C/W

<sup>1.</sup>  $\theta_{JA}$  is measured in free air with the component mounted on a low-effective thermal conductivity test board in free air. See TB379.

<sup>2.</sup> For  $\theta_{\text{JC}},$  the case temperature location is the center of the package underside.

Parameter	Minimum	Maximum	Unit
Package Power Dissipation at 125°C for Flatpack Package	-	0.48	W/°C
Junction Temperature (T <sub>J</sub> )	-	+175	°C
Storage Temperature Range	-65	+150	°C
Lead Temperature (Soldering, 10s)	-	+300	°C

## 2.3 Recommended Operation Conditions

Parameter	Minimum	Maximum	Unit
Operating Temperature Range	-55	+125	°C
Operating Supply Voltage Range (±V <sub>SUPPLY</sub> )	-	±15	V
Analog Input Voltage (V <sub>S</sub> )	-	±V <sub>SUPPLY</sub>	V
Logic Low Level (V <sub>AL</sub> )	0	0.8	V
Logic High Level (V <sub>AH</sub> )	4.0	+V <sub>SUPPLY</sub>	V



## 2.4 Electrical Specifications

V<sub>SUPPLY</sub> = ±15V unless otherwise specified. **Boldface limits apply across the operating temperature range, -55°C to +125°C.** 

Parameter	Symbol	Test Conditions	Min <sup>[1]</sup>	Тур	Max <sup>[1]</sup>	Unit
"Switch On" Resistance	+r <sub>DS(ON)</sub>	V <sub>D</sub> = 10V, I <sub>S</sub> = -10mA	-	35	75	Ω
"Switch On" Resistance	-r <sub>DS(ON)</sub>	V <sub>D</sub> = -10V, I <sub>S</sub> = 10mA	-	35	75	Ω
Leakage Current into Source of	+I <sub>S(OFF)</sub>	V <sub>S</sub> = +14V, V <sub>D</sub> = -14V	-150	0.05	150	nA
an "OFF" Switch		V <sub>S</sub> = +15V, V <sub>D</sub> = -15V	-20		20	μΑ
Leakage Current into Source of	-I <sub>S(OFF)</sub>	V <sub>S</sub> = -14V, V <sub>D</sub> = +14V	-150	0.5	150	nA
an "OFF" Switch		V <sub>S</sub> = -15V, V <sub>D</sub> = +15V	-20		20	μΑ
Leakage Current into Drain of an	+I <sub>D(OFF)</sub>	V <sub>S</sub> = +14V, V <sub>D</sub> = -14V	-150	0.05	150	nA
"OFF" Switch		V <sub>S</sub> = +15V, V <sub>D</sub> = -15V	-20		20	μΑ
Leakage Current into Drain of an	-I <sub>D(OFF)</sub>	V <sub>S</sub> = -14V, V <sub>D</sub> = +14V	-150	0.5	150	nA
"OFF" Switch		V <sub>S</sub> = -15V, V <sub>D</sub> = +15V	-20		20	μΑ
Leakage Current from an "ON" Driver into the Switch (Drain and Source)	+I <sub>D(ON)</sub>	V <sub>S</sub> = +14V, V <sub>D</sub> = +14V	-100	-0.1	100	nA
Leakage Current from an "ON" Driver into the Switch (Drain and Source)	-I <sub>D(ON)</sub>	V <sub>S</sub> = -14V, V <sub>D</sub> = -14V	-100	0.01	100	nA
Low Level Input Address Current	I <sub>AL</sub>	All Channels V <sub>A</sub> = 0.8V	-1000	0.03	1000	nA
High Level Input Address Current	I <sub>AH</sub>	All Channels V <sub>A</sub> = 4.0V	-1000	0.03	1000	nA
	l+	All Channels V <sub>A</sub> = 0.8V	-	45	150	μΑ
Positive Supply Current		V <sub>A1</sub> = 0V, V <sub>A2</sub> = 4V V <sub>A1</sub> = 4V, V <sub>A2</sub> = 0V	-	0.15	0.6	mA
	I-	All Channels V <sub>A</sub> = 0.8V	-	-0.1	-100	μΑ
Negative Supply Current		$V_{A1} = 0V, V_{A2} = 4V$ $V_{A1} = 4V, V_{A2} = 0V$	-	-0.1	-100	μΑ
Switch Input Capacitance <sup>[2][3]</sup>	CIS(OFF)	From Source to GND	-	-	28	pF
Driver Input Capacitance <sup>[2][3]</sup>	CC1	V <sub>A</sub> = 0V	-	•	10	pF
Driver Input Capacitance <sup>[2][3]</sup>	CC2	V <sub>A</sub> = 15V	-	-	10	pF
Switch Output <sup>[2][3]</sup>	cos	Measured Drain to GND	-	-	28	pF
Off Isolation <sup>[2][3]</sup>	V <sub>ISO</sub>	$V_{GEN} = 1V_{p-p}$ , $f = 1MHz$	40	-	-	dB
Cross Tal <sup>[2][3]</sup>	V <sub>CR</sub>	$V_{GEN} = 1V_{p-p}$ , $f = 1MHz$	40	-	-	dB
Charge Transfer Error <sup>[2][3]</sup>	V <sub>CTE</sub>	$V_S = GND, C_L = 0.01 \mu F$	-	-	15	mV
Break-before-make Time Delay	t <sub>OPEN</sub>	$R_L = 300\Omega$ , $V_S = 3V$ , $V_{AH} = 5V$ , $V_{AL} = 0V$	10	50	300	ns
Switch Turn "ON" Time	t <sub>ON</sub>	$R_L = 300\Omega$ , $V_S = 3V$ , $V_{AH} = 4V$ , $V_{AL} = 0V$	-	250	500	ns
Switch Turn "OFF" Time	t <sub>OFF</sub>	$R_L = 300\Omega$ , $V_S = 3V$ , $V_{AH} = 4V$ , $V_{AL} = 0V$	-	200	450	ns

<sup>1.</sup> Parameters with Min and/or Max limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

## 2.5 Post Radiation Characteristics (Test Rate 50rad(Si)/s to 300rad(Si)/s)

 $V_{SUPPLY}$  = ±15V unless otherwise specified. This data is typical test data post radiation exposure at a rate of 50 to 300rad(Si)/s. This data shows typical parameter shifts due to total ionizing dose (high dose radiation)  $T_A$ = +25°C.

Symbol	Parameter	Test Conditions	0k	100k	Unit
+r <sub>DS(ON)</sub>	"Switch On" Resistance	V <sub>D</sub> = 10V, I <sub>S</sub> = -10mA	34	35	Ω
-r <sub>DS(ON)</sub>	"Switch On" Resistance	V <sub>D</sub> = -10V, I <sub>S</sub> = 10mA	28	29	Ω



<sup>2.</sup> Limits established by characterization and are not production tested.

<sup>3.</sup>  $V_{AL} = 0V$  and  $V_{AH} = 4V$ .

 $V_{SUPPLY}$  = ±15V unless otherwise specified. This data is typical test data post radiation exposure at a rate of 50 to 300rad(Si)/s. This data shows typical parameter shifts due to total ionizing dose (high dose radiation)  $T_A$  = +25°C. (Cont.)

Symbol	Parameter	Test Conditions	0k	100k	Unit
+I <sub>S(OFF)</sub>	Leakage Current into Source of an "OFF" Switch	V <sub>S</sub> = +14V, V <sub>D</sub> = -14V	-0.20	-0.31	nA
		V <sub>S</sub> = +15V, V <sub>D</sub> = -15V	-0.003	-0.47	μA
-I <sub>S(OFF)</sub>	Leakage Current into Source of an "OFF" Switch	V <sub>S</sub> = -14V, V <sub>D</sub> = +14V	0.30	0.84	nA
		V <sub>S</sub> = -15V, V <sub>D</sub> = +15V	0.001	0.02	μA
+I <sub>D(OFF)</sub>	Leakage Current into Drain of an "OFF" Switch	V <sub>S</sub> = +14V, V <sub>D</sub> = -14V	-1.20	-0.90	nA
		V <sub>S</sub> = +15V, V <sub>D</sub> = -15V	-0.001	-0.001	μA
-I <sub>D(OFF)</sub>	Leakage Current into Drain of an "OFF" Switch	V <sub>S</sub> = -14V, V <sub>D</sub> = +14V	0.31	0.90	nA
		V <sub>S</sub> = -15V, V <sub>D</sub> = +15V	0.0003	0.001	μA
+I <sub>D(ON)</sub>	Leakage Current from an "ON" Driver into the Switch (Drain and Source)	V <sub>S</sub> = +14V, V <sub>D</sub> = +14V	-0.2	-0.55	nA
-I <sub>D(ON)</sub>	Leakage Current from an "ON" Driver into the Switch (Drain and Source)	V <sub>S</sub> = -14V, V <sub>D</sub> = -14V	0.15	0.28	nA
I <sub>AL</sub>	Low Level Input Address Current	All channels V <sub>A</sub> = 0.8V	0.35	0.25	nA
I <sub>AH</sub>	High Level Input Address Current	All channels V <sub>A</sub> = 4.0V	1.98	1.47	nA
l+	Positive Supply Current	All channels V <sub>A</sub> = 0.8V	55	53	μA
		$V_{A1} = 0V, V_{A2} = 4V$ $V_{A1} = 4V, V_{A2} = 0V$	167.2	113.7	μA
l-	Negative Supply Current	All channels V <sub>A</sub> = 0.8V	-0.01	-0.01	μΑ
		V <sub>A1</sub> = 0V, V <sub>A2</sub> = 4V V <sub>A1</sub> = 4V, V <sub>A2</sub> = 0V	-0.01	-0.02	μА
t <sub>OPEN</sub>	Break-before-make Time Delay	$R_L = 300\Omega, V_S = 3V, V_{AH} = 5V, V_{AL} = 0V$	42	47	ns
t <sub>ON</sub>	Switch Turn "ON" Time	$R_L = 300\Omega, V_S = 3V, V_{AH} = 4V, V_{AL} = 0V$	224	213	ns
t <sub>OFF</sub>	Switch Turn "OFF" Time	$R_L = 300\Omega$ , $V_S = 3V$ , $V_{AH} = 4V$ , $V_{AL} = 0V$	192	173	ns

## 2.6 Post Radiation Characteristics (Test Rate <10mrad(Si)/s)

 $V_{SUPPLY}$  = ±15V unless otherwise specified. This data is typical test data post radiation exposure at a rate of <10mrad(Si)/s. This data shows typical parameter shifts due to total ionizing dose (low dose radiation).  $T_A$ = +25°C.

Parameter	Symbol	Test Conditions	0k	25k	50k	75k	100k	Unit
"Switch On" Resistance	+r <sub>DS(ON)</sub>	V <sub>D</sub> = 10V, I <sub>S</sub> = -10mA	33.57	34.39	34.37	34.75	34.65	Ω
"Switch On" Resistance	-r <sub>DS(ON)</sub>	V <sub>D</sub> = -10V, I <sub>S</sub> = 10mA	27.56	28.37	28.48	28.92	28.77	Ω
Leakage Current into Source of	41	V <sub>S</sub> = +14V, V <sub>D</sub> = -14V	-0.30	-0.26	-0.36	-0.55	-0.47	nA
an "OFF" Switch	+I <sub>S(OFF)</sub>	V <sub>S</sub> = +15V, V <sub>D</sub> = -15V	-0.006	-0.002	-0.002	-0.003	-0.002	μA
Leakage Current into Source of	1	V <sub>S</sub> = -14V, V <sub>D</sub> = +14V	0.32	0.45	0.75	1.05	0.94	nA
an "OFF" Switch	-I <sub>S(OFF)</sub>	V <sub>S</sub> = -15V, V <sub>D</sub> = +15V	0.004	0.003	0.003	0.003	0.002	μA
Leakage Current into Drain of an	+I <sub>D(OFF)</sub>	V <sub>S</sub> = +14V, V <sub>D</sub> = -14V	-0.36	-0.22	-0.25	-0.46	-0.40	nA
"OFF" Switch		V <sub>S</sub> = +15V, V <sub>D</sub> = -15V	-0.001	-0.001	-0.001	-0.001	-0.002	μA
Leakage Current into Drain of an	-I <sub>D(OFF)</sub>	V <sub>S</sub> = -14V, V <sub>D</sub> = +14V	0.34	0.43	0.69	1.02	0.92	nA
"OFF" Switch		V <sub>S</sub> = -15V, V <sub>D</sub> = +15V	0.0004	0.0008	0.0011	0.0014	0.0018	μA
Leakage Current from an "ON" Driver into the Switch (Drain and Source)	+I <sub>D(ON)</sub>	V <sub>S</sub> = +14V, V <sub>D</sub> = +14V	-0.25	-0.26	-0.36	-0.55	-0.65	nA
Leakage Current from an "ON" Driver into the Switch (Drain and Source)	-I <sub>D(ON)</sub>	V <sub>S</sub> = -14V, V <sub>D</sub> = -14V	0.17	0.15	0.26	0.45	0.40	nA
Low Level Input Address Current	I <sub>AL</sub>	All channels V <sub>A</sub> = 0.8V	0.19	0.30	0.23	0.71	0.48	nA

 $V_{SUPPLY}$  = ±15V unless otherwise specified. This data is typical test data post radiation exposure at a rate of <10mrad(Si)/s. This data shows typical parameter shifts due to total ionizing dose (low dose radiation).  $T_A$ = +25°C. (Cont.)

Parameter	Symbol	Test Conditions	0k	25k	50k	75k	100k	Unit
High Level Input Address Current	I <sub>AH</sub>	All channels V <sub>A</sub> = 4.0V	1.72	0.87	0.83	0.28	1.31	nA
		All channels V <sub>A</sub> = 0.8V	54	51	50	49	50	μΑ
Positive Supply Current	l+	V <sub>A1</sub> = 0V, V <sub>A2</sub> = 4V V <sub>A1</sub> = 4V, V <sub>A2</sub> = 0V	185	146	129	116	106	μА
		All channels V <sub>A</sub> = 0.8V	-0.011	-0.015	-0.011	-0.019	-0.022	μA
Negative Supply Current	l-	V <sub>A1</sub> = 0V, V <sub>A2</sub> = 4V V <sub>A1</sub> = 4V, V <sub>A2</sub> = 0V	-0.013	-0.016	-0.017	-0.019	-0.014	μΑ
Break-before-make Time Delay	t <sub>OPEN</sub>	$R_L = 300\Omega, V_S = 3V, V_{AH} = 5V, V_{AL} = 0V$	42.58	50.84	55.63	56.74	58.06	ns
Switch Turn "ON" Time	t <sub>ON</sub>	$R_L = 300\Omega, V_S = 3V, V_{AH} = 4V, V_{AL} = 0V$	221.03	229.24	240.8 5	249.79	256.37	ns
Switch Turn "OFF" Time	t <sub>OFF</sub>	$R_L = 300\Omega, V_S = 3V, V_{AH} = 4V, V_{AL} = 0V$	188.62	184.65	182.2 7	184.06	182.45	ns

### 3. Test Circuits




Figure 4. Switching Test Circuit




Figure 5. Switching Test Circuit Waveform




Figure 6. Break-Before-Make Test Circuit




Figure 7. Break-Before-Make Test Circuit Waveforms


# 4. Die Characteristics

Table 2. Die and Assembly Related Information

Die Information		
Dimensions	2815µm x 5325µm (106 milsx205 mils) Thickness: 483µm ±25.4µm (19 mils ±1 mil)	
Interface Materials		
Glassivation	Type: PSG (Phosphorous Silicon Glass) Thickness: 8.0kÅ ±1.0kÅ	
Top Metallization	Type: AlSiCu Thickness: 16.0kÅ ±2kÅ	
Backside Finish	Silicon	
Substrate	Radiation Hardened Silicon Gate, Dielectric Isolation	
Assembly Information	•	
Substrate Potential	Unbiased (DI)	
Additional Information		
Worst Case Current Density	<2.0 x 10 <sup>5</sup> A/cm <sup>2</sup>	
Transistor Count	348	
Package Lid Potential	Floating	



# 5. Metallization Mask Layout



### 5.1 Layout Characteristics

Step and Repeat: 2815µm x 5325µm

**Table 3. Layout X-Y Coordinates** 

Pad Name	Χ (μ <b>m</b> )	Υ (μ <b>m</b> )	DX (µm)	DY (μm)
S3	0	4672.5	109	109
D3	-4.5	3861	109	109
D1	-4.5	1314	109	109
S1	0	617.5	109	109
IN1 <sup>[1]</sup>	0	0	109	109
GND	878	0	109	109
V-	1246	0	109	109
IN2	2124	0	109	109
S2	2124	617.5	109	109
D2	2128.5	1314	109	109
D4	2128.5	3861	109	109
S4	2124	4672	109	109
V+	1062	4675	109	109

<sup>1.</sup> Origin as labeled in the Metallization Mask layout is the centroid of the pad labeled IN1.

## 6. Package Outline Drawing

The package outline drawing is located at the end of this document and is accessible from the Renesas website. The package information is the most current data available and is subject to change without revision of this document.

## 7. Ordering Information

Ordering SMD Number <sup>[1]</sup>	Part Number <sup>[2]</sup>	Radiation Hardness (Total Ionizing Dose)	Package Description (RoHS Compliant)	Pkg. Dwg. #	Carrier Type	Temp. Range
5962R9581308VXC	HS9-303CEH-Q	HDR to 100krad(Si),	14 Ld Flatpack	K14.A	Tray	-55 to
5962R9581308V9A	HS0-303CEH-Q[3]	LDR to 50krad(Si)	Die	N/A	N/A	+125°C
N/A	HS9-303CEH/PROTO <sup>[4]</sup>	N/A (For Evaluation	14 Ld Flatpack	K14.A	Tray	
N/A	HS0- 303CEH/SAMPLE <sup>[3][4]</sup>	Purposes)	Die	N/A	N/A	

- 1. Specifications for Rad Hard QML devices are controlled by the Defense Logistics Agency Land and Maritime (DLA). The SMD numbers listed in this table must be used when ordering.
- 2. These Pb-free Hermetic packaged products employ 100% Au plate e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations.
- 3. Die product tested at T<sub>A</sub> = + 25°C. The wafer probe test includes functional and parametric testing sufficient to make the die capable of meeting the electrical performance outlined in Electrical Specifications.
- 4. The /PROTO and /SAMPLE are not rated or certified for Total Ionizing Dose (TID) or Single Event Effect (SEE) immunity. These parts are intended for engineering evaluation purposes only. The /PROTO parts meet the electrical limits and conditions across temperature specified in the DLA SMD and are in the same form and fit as the qualified device. The /SAMPLE parts are capable of meeting the electrical limits and conditions specified in the DLA SMD. The /SAMPLE parts do not receive 100% screening across temperature to the DLA SMD electrical limits. These part types do not come with a Certificate of Conformance because they are not DLA qualified devices.



# 8. Revision History


Revision	Date	Change		
4.01	Mar 14, 2025	Applied the latest template. Added Applications on page 1. Updated Feature bullet. Removed Related Literature section. Updated Ordering Information table. Updated POD to the latest version; changes are as follows:  Applied latest template Corrected typo in the mm value for dimension E1 from 7.11 to 7.37mm Corrected typo in the dimension of the bottom ceramic pedestal width.		
4.00	Jun 17, 2019	Applied new template. Updated single event effects description on page 1. Added related literature section on page 1. Added note 4 on page 3. Updated links. Removed About Intersil section.		
3.00	Mar 4, 2015	On page 7, changed the transistor count from "216" to "348".  In Table 3, updated 2 pad names to match the "Metallization Mask Layout":  - Changed from "VEE" to "V-" and from "VCC" to "V+".		
2.00	Dec 19, 2013	Added ESD ratings to Abs Max Table on page 3		
1.00	Apr 5, 2013	Title on page 1 changed CMOS to BiCMOS Continuous Current in Absolute Maximum Ratings on page 3: changed from 30mA to 10mA In Post Radiation Characteristics, changed unit in positive supply current from mA to μA. Updated throughout 300krad to 100krad. Updated Ordering Information on page 2 Updated Electrical Spec Table MIN and MAX values for Leakage Current in Source and Drain for ±15V from ±5 to ±20 Updated in Post Radiation Characteristics Typical values on page 4 for Positive Supply Current for VA1, VA2 from 107.1 to 113.7 and Negative Supply Current for VA1, VA2 from -0.01 to -0.02 Added 100k column to Post Radiation Characteristics table on page 5 Removed negative symbol under 75k column IAL, IAH from 0.71, 0.28 and added negative symbol in I- to 0.019 in VA1, VA2 Removed the words exposed pad from Tjc note. Updated numbers in Table 2 in X(μm) column. Added Note to Table 2.		
0.00	Dec 21, 2012	Initial Release		



### Package Outline Drawing



14 Lead Ceramic Metal Seal Flatpack Package POD Number: K14.A, Revision no: 02, Date Created: Mar 4, 2025



#### Notes:

- 1 Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacture's identification shall not be used as a pin one identification mark.
- This dimension allows for off-center lid, meniscus, and glass overrun.
- The maximum limits of lead dimensions (section A-A) shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate finish is applied.
- Measure dimension at all four corners.
- For bottom-brazed lead packages, no organic or polymeric materials shall be molded to the bottom of the package to cover the leads.
- This dimension shall be measured at the point of exit (beyond the meniscus) of the lead from the body. This dimension's minimum shall be reduced by 0.0015 inch (0.038mm) maximum when solder dip lead finish is applied.
- 7. Dimensioning and tolerancing per ANSI Y14.5M 1982.
- 8. Dimensions: INCH(mm). Controlling dimension: INCH.
- 9. Compliant to MIL-STD-1835 CDFP3-F14 (F-2A, CONFIGURATION B).

#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <a href="https://www.renesas.com/contact-us/">www.renesas.com/contact-us/</a>.