**DATA SHEET** 


# **General Description**

The ICS859S0424I is a 4:4 Differential-to-LVPECL/ LVDS Clock Multiplexer which can operate up to 3GHz. The outputs for this device can either be programmed to give LVPECL or LVDS levels. The ICS859S0424I has four selectable differential PCLKx, nPCLKx clock inputs. The PCLKx, nPCLKx input pairs can accept LVPECL, LVDS or CML levels. The fully differential architecture and low propagation delay make it ideal for use in clock distribution circuits.


#### **Features**

- High speed 4:1 differential multiplexer with a 1:4 fanout buffer
- Four programmable differential LVPECL or LVDS output pairs
- · Four selectable differential PCLKx, nPCLKx input pairs
- PCLKx, nPCLKx pairs can accept the following differential input levels: LVPECL, LVDS, CML
- · Maximum output frequency: 3GHz
- Translates any single ended input signal to LVPECL levels with resistor bias on nPCLKx inputs
- Part-to-part skew: 100ps (maximum)
- Propagation delay: 555ps (typical) @ 3.3V
- Additive phase jitter, RMS: 0.22ps (typical) @ 3.3V
- Full 3.3V or 2.5V supply modes
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package

# **Block Diagram**



# **Pin Assignment**



ICS859S0424I

24-Lead TSSOP 4.4mm x 7.8mm x 0.925mm package body G Package Top View



**Table 2. Pin Descriptions** 

Number	Name	Т	уре	Description
1, 2	CLK_SEL0, CLK_SEL1	Input	Pulldown	Clock select inputs. See Table 4A. LVCMOS / LVTTL interface levels.
3	PCLK0	Input	Pulldown	Non-inverting differential LVPECL clock input.
4	nPCLK0	Input	Pullup/ Pulldown	Inverting differential LVPECL clock input. V <sub>CC</sub> /2 default when left floating.
5	PCLK1	Input	Pulldown	Non-inverting differential clock input.
6	nPCLK1	Input	Pullup/ Pulldown	Inverting differential LVPECL clock input. V <sub>CC</sub> /2 default when left floating.
7	PCLK2	Input	Pulldown	Non-inverting differential clock input.
8	nPCLK2	Input	Pullup/ Pulldown	Inverting differential LVPECL clock input. V <sub>CC</sub> /2 default when left floating.
9	PCLK3	Input	Pulldown	Non-inverting differential clock input.
10	nPCLK3	Input	Pullup/ Pulldown	Inverting differential LVPECL clock input. V <sub>CC</sub> /2 default when left floating.
11	OEA	Input	Pullup	Output enable pin for Bank A outputs. See Table 4B. LVCMOS/LVTTL interface levels.
12	OEB	Input	Pullup	Output enable pin for Bank B outputs. See Table 4B. LVCMOS/LVTTL interface levels.
13	SEL_OUT	Input	Pullup	Output select pin. When LOW, selects LVDS levels. When HIGH, selects LVPECL levels. LVCMOS/LVTTL interface levels. See Table 1B.
14	V <sub>CC_TAP</sub>	Power		Power supply pin. See Table 1A.
15, 16	nQB1, QB1	Output		Differential output pair. LVPECL or LVDS interface levels.
17, 18	nQB0, QB0	Output		Differential output pair. LVPECL or LVDS interface levels.
19, 20	nQA1, QA1	Output		Differential output pair. LVPECL or LVDS interface levels.
21, 22	nQA0, QA0	Output		Differential output pair. LVPECL or LVDS interface levels.
23	V <sub>EE</sub>	Power		Negative supply pin.
24	V <sub>CC</sub>	Power		Power supply pin.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

# **Table 3. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			2		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ
R <sub>VCC/2</sub>	Input Pullup/Pulldown Resistor			50		kΩ



# **Function Tables**

**Table 4A. Clock Input Function Table** 

Inp	uts	Outputs
CLK_SEL1	CLK_SEL0	Qx[0:1], nQx[0:1]
0	0	PCLK0, nPCLK0 (default)
0	1	PCLK1, nPCLK1
1	0	PCLK2, nPCLK2
1	1	PCLK3, nPCLK3

Table 4B.  $V_{\text{CC\_TAP}}$  Function Table

Outputs		
Qx[0:1], nQx[0:1]	Output Level Supply	$\mathbf{v}_{CC\_TAP}$
LVPECL	2.5V	$V_{CC}$
LVPECL	3.3V	V <sub>CC</sub>
LVDS	2.5V	V <sub>CC</sub>
LVDS	3.3V	Float

**Table 4C. SEL\_OUT Function Table** 

Input	Outputs
SEL_OUT	Qx[0:1], nQx[0:1]
1	LVPECL (default)
0	LVDS

**Table 4D. Output Enable Function Table** 

Inputs	Outputs
OEA, OEB	Qx[0:1], nQx[0:1]
0	Low/High
1	Normal Operation (default)



## **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>CC</sub>	4.6V
Inputs, V <sub>I</sub>	-0.5V to V <sub>CC</sub> + 0.5V
Outputs, I <sub>O</sub> (LVPECL) Continuous Current Surge Current	50mA 100mA
Outputs, I <sub>O</sub> (LVDS) Continuos Current Surge Current	10mA 15mA
Package Thermal Impedance, $\theta_{JA}$	82.8°C/W (0 mps)
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

## **DC Electrical Characteristics**

Table 5A. LVPECL Power Supply DC Characteristics,  $V_{CC} = V_{CC\ TAP} = 3.3V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>CC</sub>	Power Supply Voltage		3.135	3.3	3.465	V
V <sub>CC_TAP</sub>	Power Supply Voltage		3.135	3.3	3.465	V
I <sub>EE</sub>	Power Supply Current				72	mA
I <sub>CC_TAP</sub>	Power Supply Current				5	mA

## Table 5B. LVPECL Power Supply DC Characteristics, $V_{CC} = V_{CC\_TAP} = 2.5V \pm 5\%$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>CC</sub>	Power Supply Voltage		2.375	2.5	2.625	V
V <sub>CC_TAP</sub>	Power Supply Voltage		2.375	2.5	2.625	V
I <sub>EE</sub>	Power Supply Current				66	mA
I <sub>CC_TAP</sub>	Power Supply Current				5	mA

## Table 5C. LVDS Power Supply DC Characteristics, $V_{CC}$ = 3.3V ± 5%, $T_A$ = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>CC</sub>	Positive Supply Voltage		3.135	3.3	3.465	V
I <sub>CC</sub>	Power Supply Current				140	mA
I <sub>CC_TAP</sub>	Power Supply Current				5	mA

## Table 5D. LVDS Power Supply DC Characteristics, $V_{CC} = V_{CC\_TAP} = 2.5V \pm 5\%$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$

		<b>-</b>				
Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{CC}$	Positive Supply Voltage		2.375	2.5	2.625	V
$V_{CC\_TAP}$	Positive Supply Voltage		2.375	2.5	2.625	V
I <sub>CC</sub>	Power Supply Current				130	mA
I <sub>CC_TAP</sub>	Power Supply Current				5	mA



Table 5E. LVCMOS/LVTTL DC Characteristics,  $V_{CC}$  = 3.3V ± 5% or 2.5V ± 5%,  $T_A$  = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage		V <sub>CC</sub> = 3.465V	2.2		V <sub>CC</sub> + 0.3	V
V <sub>IH</sub>	Input High Voltage		V <sub>CC</sub> = 2.625V	1.7		V <sub>CC</sub> + 0.3	V
V	Input Low Voltage		V <sub>CC</sub> = 3.465V	-0.3		0.8	V
V <sub>IL</sub>	Input Low Voltage		V <sub>CC</sub> = 2.625V	-0.3		0.7	V
	Leaved High Command	CLK_SEL0, CLK_SEL1	V <sub>CC</sub> = V <sub>IN</sub> = 3.465V or 2.625V			150	μΑ
l IH	Input High Current	OEA, OEB, SEL_OUT	V <sub>CC</sub> = V <sub>IN</sub> = 3.465V or 2.625V			10	μΑ
ı	Input Low Current	CLK_SEL0, CLK_SEL1	V <sub>CC</sub> = 3.465V or 2.625V, V <sub>IN</sub> = 0V	-10			μA
I <sub>IL</sub>	input Low Current	OEA, OEB, SEL_OUT	V <sub>CC</sub> = 3.465V or 2.625V, V <sub>IN</sub> = 0V	-150		0.8 0.7 150	μA

# Table 5F. LVPECL DC Characteristics, $V_{CC}=3.3V\pm5\%,\,T_{A}=-40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
I <sub>IH</sub>	Input High Current	PCLK0, nPCLK0, PCLK1, nPCLK1	V <sub>CC</sub> = V <sub>IN</sub> = 3.465V			150	μΑ
	Input Low Current	PCLK0, PCLK1	$V_{CC} = 3.465V, V_{IN} = 0V$	-10			μΑ
I <sub>IL</sub> Input Low Current	nPCLK0, nPCLK1	$V_{CC} = 3.465V, V_{IN} = 0V$	-150			μΑ	
V <sub>PP</sub>	Peak-to-Peak Voltage	е		0.15		1.3	V
V <sub>CMR</sub>	Common Mode Input	Voltage; NOTE 1		1.2		V <sub>CC</sub>	V
V <sub>OH</sub>	Output High Voltage;	NOTE 2		V <sub>CC</sub> - 1.4		V <sub>CC</sub> - 0.9	V
V <sub>OL</sub>	Output Low Voltage; NOTE 2			V <sub>CC</sub> - 2.0		V <sub>CC</sub> – 1.7	V
V <sub>SWING</sub>	Peak-to-Peak Output	Voltage Swing		0.6		1.0	V

NOTE 1: Common mode input voltage is defined as V  $_{IH}.$  NOTE 2: Outputs terminated with 50  $\!\Omega$  to V  $_{CC}$  – 2V.

# Table 5G. LVPECL DC Characteristics, $V_{CC}$ = $2.5V \pm 5\%, \, T_A$ = $-40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
I <sub>IH</sub>	Input High Current	PCLK0, nPCLK0, PCLK1, nPCLK1	$V_{CC} = V_{IN} = 2.625V$			150	μΑ
	Input Low Current	PCLK0, PCLK1	V <sub>CC</sub> = 2.625V, V <sub>IN</sub> = 0V	-10			μΑ
اً ا	Input Low Current	nPCLK0, nPCLK1	V <sub>CC</sub> = 2.625V, V <sub>IN</sub> = 0V	-150			μΑ
V <sub>PP</sub>	Peak-to-Peak Voltage	Э		0.15		1.3	V
V <sub>CMR</sub>	Common Mode Input	Voltage; NOTE 1		1.2		V <sub>CC</sub>	V
V <sub>OH</sub>	Output High Voltage; NOTE 2			V <sub>CC</sub> – 1.4		V <sub>CC</sub> - 0.9	V
V <sub>OL</sub>	Output Low Voltage; NOTE 2			V <sub>CC</sub> - 2.0		V <sub>CC</sub> – 1.5	V
V <sub>SWING</sub>	Peak-to-Peak Output	Voltage Swing		0.4		1.0	V

NOTE 1: Common mode input voltage is defined as  $\ensuremath{V_{IH}}.$ 

NOTE 2: Outputs terminated with 50  $\!\Omega$  to  $\mbox{V}_{\mbox{CC}}$  – 2V.



# Table 5H. LVDS DC Characteristics, $V_{CC}$ = $3.3V~\pm~5\%,~T_A$ = $-40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OD</sub>	Differential Output Voltage	SEL_OUT = 0	247		454	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change	SEL_OUT = 0			50	mV
V <sub>OS</sub>	Offset Voltage	SEL_OUT = 0	1.10		1.40	V
ΔV <sub>OS</sub>	V <sub>OS</sub> Magnitude Change	SEL_OUT = 0			50	mV

# Table 5I. LVDS DC Characteristics, $V_{CC} = V_{CC\_TAP} = 2.5V \pm 5\%$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OD</sub>	Differential Output Voltage	SEL_OUT = 0	247		454	mV
ΔV <sub>OD</sub>	V <sub>OD</sub> Magnitude Change	SEL_OUT = 0			50	mV
V <sub>OS</sub>	Offset Voltage	SEL_OUT = 0	1.10		1.40	V
ΔV <sub>OS</sub>	V <sub>OS</sub> Magnitude Change	SEL_OUT = 0			50	mV



### **AC Electrical Characteristics**

Table 6A. LVPECL AC Characteristics,  $V_{CC} = V_{CC\ TAP} = 3.3V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>OUT</sub>	Output Frequency				3	GHz
t <sub>PD</sub>	Propagation Delay; NOTE 1		400		800	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; NOTE 2	100MHz, Integration Range: 12kHz – 20MHz		0.22	0.28	ps
tsk(b)	Bank Skew; NOTE 3, 4				25	ps
tsk(pp)	Part-to-Part Skew; NOTE 4, 5				100	ps
tsk(o)	Output Skew; NOTE 4, 6				25	ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	50		245	ps
odc	Output Duty Cycle		46		54	%
MUX <sub>ISOLATION</sub>	MUX Isolation	<i>f</i> OUT < 1.2GHz		45		dB

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

- NOTE: All parameters are measured at *f*OUT ≤ 1.5GHz, unless otherwise noted.
- NOTE 1: Measured from the differential input crossing point to the differential output crossing point.
- NOTE 2: Measured on Agilent E5052A Signal Source Analyzer. Refer to Additive Phase Jitter section.
- NOTE 3: Defined as skew within a bank of outputs at the same supply voltage and with equal load conditions.
- NOTE 4: These parameters are guaranteed by characterization. Not tested in production.
- NOTE 5: Defined as skew between outputs on different devices operating a the same supply voltage, same frequency, same temperature and with equal load conditions. Using the same type of input on each device, the output is measured at the differential cross points.
- NOTE 6: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential cross points.

Table 6B. LVPECL AC Characteristics,  $V_{CC} = V_{CC, TAP} = 2.5V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>OUT</sub>	Output Frequency				3	GHz
t <sub>PD</sub>	Propagation Delay; NOTE 1		400		800	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; NOTE 2	100MHz, Integration Range: 12kHz – 20MHz		0.22	0.28	ps
tsk(b)	Bank Skew; NOTE 3, 4				25	ps
tsk(pp)	Part-to-Part Skew; NOTE 4, 5				100	ps
tsk(o)	Output Skew; NOTE 4, 6				25	ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	50		235	ps
odc	Output Duty Cycle		46		54	%
MUX <sub>ISOLATION</sub>	MUX Isolation	<i>f</i> OUT < 1.2GHz		45		dB

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

- NOTE: All parameters are measured at  $fOUT \le 1.5GHz$ , unless otherwise noted.
- NOTE 1: Measured from the differential input crossing point to the differential output crossing point.
- NOTE 2: Measured on Agilent E5052A Signal Source Analyzer. Refer to Additive Phase Jitter section.
- NOTE 3: Defined as skew within a bank of outputs at the same supply voltage and with equal load conditions.
- NOTE 4: These parameters are guaranteed by characterization. Not tested in production.
- NOTE 5: Defined as skew between outputs on different devices operating a the same supply voltage, same frequency, same temperature and with equal load conditions. Using the same type of input on each device, the output is measured at the differential cross points.
- NOTE 6: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential cross points.



Table 6C. LVDS AC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $T_A = -40$ °C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>OUT</sub>	Output Frequency				3	GHz
t <sub>PD</sub>	Propagation Delay; NOTE 1		400		800	ps
fjit	Buffer Additive Phase Jitter, RMS; NOTE 2	100MHz, Integration Range: 12kHz – 20MHz		0.26	0.30	ps
tsk(b)	Bank Skew; NOTE 3, 4				25	ps
tsk(pp)	Part-to-Part Skew; NOTE 4, 5				100	ps
tsk(o)	Output Skew; NOTE 4, 6				25	ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	50		200	ps
odc	Output Duty Cycle		46		54	%
MUX <sub>ISOLATION</sub>	MUX Isolation	fOUT < 1.2GHz		45		dB

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: All parameters are measured at  $fOUT \le 1.5GHz$ , unless otherwise noted.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Measured on Agilent E5052A Signal Source Analyzer. Refer to Additive Phase Jitter section.

NOTE 3: Defined as skew within a bank of outputs at the same supply voltage and with equal load conditions.

NOTE 4: These parameters are guaranteed by characterization. Not tested in production.

NOTE 5: Defined as skew between outputs on different devices operating a the same supply voltage, same frequency, same temperature and with equal load conditions. Using the same type of input on each device, the output is measured at the differential cross points.

NOTE 6: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential cross points.

Table 6D. LVDS AC Characteristics,  $V_{CC} = V_{CC TAP} = 2.5V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>OUT</sub>	Output Frequency				3	GHz
t <sub>PD</sub>	Propagation Delay; NOTE 1		400		800	ps
fjit	Buffer Additive Phase Jitter, RMS; NOTE 2	100MHz, Integration Range: 12kHz – 20MHz		0.26	0.31	ps
tsk(b)	Bank Skew; NOTE 3, 4				25	ps
tsk(pp)	Part-to-Part Skew; NOTE 4, 5				100	ps
tsk(o)	Output Skew; NOTE 4, 6				25	ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	50		200	ps
odc	Output Duty Cycle		46		54	%
MUX <sub>ISOLATION</sub>	MUX Isolation	<i>f</i> OUT < 1.2GHz		45		dB

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: All parameters are measured at *f*OUT ≤ 1.5GHz, unless otherwise noted.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Measured on Agilent E5052A Signal Source Analyzer. Refer to Additive Phase Jitter section.

NOTE 3: Defined as skew within a bank of outputs at the same supply voltage and with equal load conditions.

NOTE 4: These parameters are guaranteed by characterization. Not tested in production.

NOTE 5: Defined as skew between outputs on different devices operating a the same supply voltage, same frequency, same temperature and with equal load conditions. Using the same type of input on each device, the output is measured at the differential cross points.


NOTE 6: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential cross points.



### **Additive Phase Jitter**

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio

of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




As with most timing specifications, phase noise measurements have issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device meets the noise floor of what is

shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment.


Measured using a Rohde & Schwarz SMA100 as the input source.




## **Parameter Measurement Information**




3.3V LVPECL Output Load AC Test Circuit




2.5V LVPECL Output Load AC Test Circuit




3.3V LVDS Output Load AC Test Circuit



2.5V LVDS Output Load AC Test Circuit




**Differential Input Level** 




**Bank Skew** 



# **Parameter Measurement Information, continued**







#### **Part-to-Part Skew**

nQA0, nQA1 nQB0, nQB1 QA0, QA1 QB0, QB1  $odc = \frac{t_{PW}}{t_{PERIOD}} \times 100\%$ 


**Output Skew** 



## **Output Duty Cycle/Pulse Width/Period**



**Propagation Delay** 




LVPECL Output Rise/Fall Time


LVDS Output Rise/Fall Time




# **Parameter Measurement Information, continued**



**Differential Output Voltage Setup** 



**Offset Voltage Setup** 



**MUX** Isolation



## **Applications Information**

## Wiring the Differential Input to Accept Single-Ended Levels

Figure 1 shows how a differential input can be wired to accept single ended levels. The reference voltage  $V_{REF} = V_{CC}/2$  is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the  $V_{REF}$  in the center of the input voltage swing. For example, if the input clock swing is 2.5V and  $V_{CC} = 3.3V$ , R1 and R2 value should be adjusted to set  $V_{REF}$  at 1.25V. The values below are for when both the single ended swing and  $V_{CC}$  are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission

line impedance. For most  $50\Omega$  applications, R3 and R4 can be  $100\Omega$ . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however  $V_{\rm IL}$  cannot be less than -0.3V and  $V_{\rm IH}$  cannot be more than  $V_{\rm CC}$  + 0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and quaranteed by using a differential signal.




Figure 1. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels



## 3.3V LVPECL Clock Input Interface

The PCLK /nPCLK accepts LVPECL, LVDS, CML and other differential signals. Both signals must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. Figures 2A to 2E show interface examples for the PCLK/ nPCLK input driven by the most common driver types. The

Figure 2A. PCLK/nPCLK Input Driven by a CML Driver




Figure 2C. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver




Figure 2E. PCLK/nPCLK Input Driven by a 3.3V LVDS Driver

input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 2B. PCLK/nPCLK Input Driven by a Built-In Pullup CML Driver




Figure 2D. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver with AC Couple



## 2.5V LVPECL Clock Input Interface

The PCLK /nPCLK accepts LVPECL, LVDS, CML and other differential signals. Both signals must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. Figures 3A to 3E show interface examples for the PCLK/ nPCLK input driven by the most common driver types. The




Figure 3A. PCLK/nPCLK Input Driven by a CML Driver




Figure 3C. PCLK/nPCLK Input Driven by a 2.5V LVPECL Driver




Figure 3E. PCLK/nPCLK Input Driven by a 2.5V LVDS Driver

input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 3B. PCLK/nPCLK Input Driven by a Built-In Pullup CML Driver




Figure 3D. PCLK/nPCLK Input Driven by a 2.5V LVPECL Driver with AC Couple



## **Recommendations for Unused Input and Output Pins**

### Inputs:

#### **PCLK/nPCLK Inputs**

For applications not requiring the use of a differential input, both the PCLK and nPCLK pins can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from PCLK to ground.

#### **LVCMOS Control Pins**

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

# Outputs:

## **LVPECL Outputs**

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

#### **LVDS Outputs**

All unused LVDS output pairs can be either left floating or terminated with 100 $\Omega$  across. If they are left floating, there should be no trace attached.

## **Termination for 2.5V LVPECL Outputs**

Figure 4A and Figure 4B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating  $50\Omega$  to  $V_{CC}-2V$ . For  $V_{CC}=2.5V$ , the  $V_{CC}-2V$  is very close to ground

level. The R3 in Figure 4B can be eliminated and the termination is shown in *Figure 4C*.




Figure 4A. 2.5V LVPECL Driver Termination Example




Figure 4B. 2.5V LVPECL Driver Termination Example




Figure 4C. 2.5V LVPECL Driver Termination Example



## **Termination for 3.3V LVPECL Outputs**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$ 

 $Z_{o} = 50\Omega$   $Z_{o} = 50\Omega$   $R1 = \frac{1}{((V_{OH} + V_{OL}) / (V_{CC} - 2)) - 2} * Z_{o}$   $RTT = R2 = \frac{1}{((V_{OH} + V_{OL}) / (V_{CC} - 2)) - 2} * Z_{o}$  RTT

Figure 5A. 3.3V LVPECL Output Termination

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 5A and 5B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.





Figure 5B. 3.3V LVPECL Output Termination



#### **LVDS Driver Termination**

For a general LVDS interface, the recommended value for the termination impedance  $(Z_T)$  is between  $90\Omega$  and  $132\Omega$ . The actual value should be selected to match the differential impedance  $(Z_0)$  of your transmission line. A typical point-to-point LVDS design uses a  $100\Omega$  parallel resistor at the receiver and a  $100\Omega$  differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The

standard termination schematic as shown in *Figure 6A* can be used with either type of output structure. *Figure 6B*, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50pF. If using a non-standard termination, it is recommended to contact IDT and confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.



**LVDS Termination** 



## **Power Considerations (3.3V LVPECL Outputs)**

This section provides information on power dissipation and junction temperature for the ICS859S0424I. Equations and example calculations are also provided.

### 1. Power Dissipation.

The total power dissipation for the ICS859S0424I is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{CC} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.465V \* 72mA = 249.5mW
- Power (outputs)<sub>MAX</sub> = 30mW/Loaded Output pair
   If all outputs are loaded, the total power is 4 \* 30mW = 120mW

Total Power\_MAX (3.465V, with all outputs switching) = 249.5mW + 120mW = 369.5mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 82.8°C/W per Table 7A below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.370\text{W} * 82.8^{\circ}\text{C/W} = 115.6^{\circ}\text{C}$ . This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 7A. Thermal Resistance  $\theta_{JA}$  for 24 Lead TSSOP, Forced Convection

$\theta_{JA}$ vs. Air Flow				
Meters per Second	0	1	2.5	
Multi-Layer PCB, JEDEC Standard Test Boards	82.8°C/W	78.5	76.3	



#### 3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pair.

LVPECL output driver circuit and termination are shown in Figure 7.




Figure 7. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{CC}$  – 2V.

- For logic high,  $V_{OUT} = V_{OH\_MAX} = V_{CC\_MAX} 0.9V$   $(V_{CC\_MAX} V_{OH\_MAX}) = 0.9V$
- For logic low,  $V_{OUT} = V_{OL\_MAX} = V_{CC\_MAX} 1.7V$   $(V_{CC\_MAX} V_{OL\_MAX}) = 1.7V$

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$Pd_{-}H = [(V_{OH\_MAX} - (V_{CC\_MAX} - 2V))/R_{L}] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OH\_MAX}))/R_{L}] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$$

$$Pd_{L} = [(V_{OL\_MAX} - (V_{CC\_MAX} - 2V))/R_{L}] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_{L}] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 30mW



## **Power Considerations (3.3V LVDS Outputs)**

This section provides information on power dissipation and junction temperature for the ICS859S0424I. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS859S0424I is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{CC} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

Power (core)<sub>MAX</sub> = V<sub>DD MAX</sub> \* I<sub>CC MAX</sub> = 3.465V \* 120mA = 415.8mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 82.8°C/W per Table 7B below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.416\text{W} * 82.8^{\circ}\text{C/W} = 119.4^{\circ}\text{C}$ . This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 7B. Thermal Resistance  $\theta_{JA}$  for 24 Lead TSSOP, Forced Convection

$\theta_{JA}$ vs. Air Flow					
Meters per Second	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards 82.8°C/W 78.5 76.3					



# **Reliability Information**

Table 8.  $\theta_{\text{JA}}$  vs. Air Flow Table for a 24 Lead TSSOP


	$\theta_{\text{JA}}$ vs. Air Flow			
Meters per Second	0	1	2.5	
Multi-Layer PCB, JEDEC Standard Test Boards 82.8°C/W 78.5 76.3				

### **Transistor Count**

The transistor count for ICS859S0424I is: 585

# **Package Outline and Package Dimensions**

Package Outline - G Suffix for 24 Lead TSSOP



**Table 9. Package Dimensions** 

All Din	nensions in Mi	Ilimeters
Symbol	Minimum	Maximum
N	2	24
Α		1.20
<b>A</b> 1	0.5	0.15
A2	0.80	1.05
b	0.19	0.30
С	0.09	0.20
D	7.70	7.90
E	6.40	Basic
E1	4.30	4.50
е	0.65	Basic
L	0.45	0.75
α	0°	8°
aaa		0.10

Reference Document: JEDEC Publication 95, MO-153



# **Ordering Information**

# **Table 10. Ordering Information**

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
859S0424BGILF	ICS59S0424BIL	"Lead-Free" 24 Lead TSSOP	Tube	-40°C to 85°C
859S0424BGILFT	ICS59S0424BIL	"Lead-Free" 24 Lead TSSOP	2500 Tape & Reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <a href="https://www.renesas.com/contact-us/">www.renesas.com/contact-us/</a>.