

## ISL71934M

Radiation Tolerant SP2T RF Switch, 50MHz to 10GHz

### Description

The **ISL71934M** is a high reliability, low insertion loss, 50Ω SP2T absorptive RF switch designed for a multitude of wireless and other RF applications. This device covers a broad frequency range from 50MHz to 10GHz. In addition to providing low insertion loss, the ISL71934M delivers high linearity and high isolation performance while providing a 50Ω termination to the unused RF input port.

The ISL71934M uses a single positive supply voltage of 2.7V to 5.25V supporting three states using either 3.3V or 1.8V control logic.

### Competitive Advantage

The ISL71934M provides the following advantages:


- Constant impedance  $K_{|Z|}$  during switching transition
- Insertion loss = 0.7dB (at 2GHz)
- RFX to RFC isolation = 71dB (at 1GHz)
- IIP3 = +64dBm (at 1GHz)
- Active port operating power handling = 34dBm
- Term port operating power handling = 27dBm

### Applications

- Satellite communications system
- Antenna switching
- IF switching
- Digital pre-distortion feedback

### Features

- Qualified to Renesas Rad Tolerant Screening and QCI Flow ([R34TB0004EU](#))
- High isolation:
  - 71dB at 1GHz
  - 60dB at 4GHz
- High linearity:
  - IIP2 of 111dBm
  - IIP3 of 64dBm at 1GHz
- Wide single 2.75V to 5.25V supply voltage range
- 3.3V and 1.8V compatible control logic
- Operating temperature: -55°C to +125°C
- 3x3mm 16-TQFN package
- Ni/Pd/Au lead finish (Tin (Sn)-free)
- TID Characterization (LDR: ≤10mrad(Si)/s): 30krad(Si)
- SEE Characterization
  - No DSEE with VDD = 6.2V at 43MeV•cm<sup>2</sup>/mg
  - SET <10ns with F<sub>RF</sub> = 10MHz at 43MeV•cm<sup>2</sup>/mg
- Manufactured using SOI wafer fab process



**Figure 1. Block Diagram**

## Contents

<b>1. Pin Information</b>	<b>3</b>
1.1 Pin Assignments	3
1.2 Pin Descriptions	3
<b>2. Specifications</b>	<b>4</b>
2.1 Absolute Maximum Ratings	4
2.2 Thermal Information	4
2.3 Recommended Operating Conditions	5
2.4 Electrical Specifications	6
2.5 Control Mode	8
<b>3. Typical Performance Graphs</b>	<b>9</b>
<b>4. Applications Information</b>	<b>11</b>
4.1 Default Start-up	11
4.2 Logic Control	11
4.3 Power Supplies	11
4.4 Control Pin Interface	11
4.5 Cold Sparing	12
4.5.1 Setup and Test Conditions	12
4.5.2 Results	12
<b>5. Radiation Tolerance</b>	<b>13</b>
5.1 Total Ionizing Dose (TID) Testing	13
5.1.1 Introduction	13
5.1.2 TID Results	14
5.2 Single-Event Effects Testing	15
5.2.1 SEE Test Facility	15
5.2.2 SEE Test Setup	15
5.2.3 Single Event Burnout and Latch-Up (SEB/L) Results	15
5.2.4 SET Results	15
5.2.5 Conclusion	15
<b>6. Package Outline Drawing</b>	<b>16</b>
<b>7. Ordering Information</b>	<b>18</b>
<b>8. Revision History</b>	<b>18</b>

## 1. Pin Information

### 1.1 Pin Assignments




Figure 2. Pin Assignments - Top View

### 1.2 Pin Descriptions

Pin	Name	Function
1	VCTL	Controls the selected path when EN is low. It is disabled when EN is logic high (see <a href="#">Absolute Maximum Ratings</a> ). <i>Note:</i> VDD must be applied before or concurrently to voltage being applied to this pin.
3	RFC	RF Common Port. Matched to 50Ω when one of the two RF ports is selected. <i>Note:</i> If this pin is not 0V DC, an external coupling capacitor must be used.
2, 4, 6, 7, 8, 10, 11, 13, 14, 15	GND	Ground. Also, internally connected to the ground paddle. Ground this pin as close to the device as possible.
5	EN	EN as a logic low allows VCTL to control the selected switch path. With EN set to logic high puts the part in all paths off state and disables the control of VCTL ( <a href="#">Absolute Maximum Ratings</a> ). <i>Note:</i> VDD must be applied before or concurrently to voltage being applied to this pin.
9	RF1	RF1 Port. Matched to 50Ω. <i>Note:</i> If this pin is not 0V DC, an external coupling capacitor must be used.
12	RF2	RF2 Port. Matched to 50Ω. <i>Note:</i> If this pin is not 0V DC, an external coupling capacitor must be used.
16	VDD	Power Supply. Bypass to GND with capacitors shown in the <a href="#">Typical Application Circuit</a> as close as possible to pin.
	EP	Exposed Pad. Internally connected to GND. Solder this exposed pad to a PCB pad that uses multiple ground vias to provide heat transfer out of the device and into the PCB ground planes. These multiple ground vias are also required to achieve the specified RF performance.

## 2. Specifications

### 2.1 Absolute Maximum Ratings

**Caution:** Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

Parameter/Condition		Symbol	Minimum	Maximum	Unit
VDD to GND		$V_{DD}$	-0.3	+5.5	V
VCTL, EN to GND		$V_{logic}$	-0.3	3.6	V
RF1, RF2, RFC to GND		$V_{RF}$	-0.3	+0.3	V
RF Input Power <sup>[1]</sup>	RF1 or RF2 as an input (Connected to RFC)	$P_{RF12}$	-	36	dBm
	RFC as an input (Connected to RF1 or RF2)	$P_{RFC}$	-	36	dBm
	RFC as an input (All off state)	$P_{RFC\_OFF}$	-	30	dBm
	RF1 or RF2 as input (Terminated states)	$P_{RF12\_TERM}$	-	30	dBm
	RF1 and RF2 as inputs (All off state)	$P_{RF12\_OFF}$	-	30 <sup>[2]</sup>	dBm
Human Body Model (Tested per JESD22-A114)		$V_{ESDHB M}$	-	1.5	kV
Charged Device Model (Tested per JESD22-C101)		$V_{ESDCDM}$	-	2	kV

1.  $V_{DD} = 2.7V$  to  $5.25V$ ,  $250MHz \leq F_{RF} \leq 10GHz$ ,  $T_C = 105^\circ C$ ,  $Z_S = Z_L = 50\Omega$ .

2. Each port.

### 2.2 Thermal Information

Thermal Resistance (Typical)	$\theta_{JA}$ ( $^\circ C/W$ ) <sup>[1]</sup>	$\theta_{JC}$ ( $^\circ C/W$ ) <sup>[2]</sup>
16 Ld TQFN	59	17

1.  $\theta_{JA}$  is measured in free air with the component mounted on a high-effective thermal conductivity test board with direct attach features. See [TB379](#).

2. For  $\theta_{JC}$ , the case temperature location is the center of the exposed metal pad on the package underside.

Parameter	Minimum	Maximum	Unit
Maximum Junction Temperature ( $T_{JMAX}$ )		+125	$^\circ C$
Storage Temperature Range ( $T_{ST}$ )	-65	+150	$^\circ C$
Pb-Free Reflow Profile	See <a href="#">TB493</a>		

## 2.3 Recommended Operating Conditions

Parameter	Symbol	Condition		Minimum	Typical	Maximum	Units
Supply Voltage	V <sub>DD</sub>	-		2.7	-	5.25	V
Operating Temperature Range	T <sub>CASE</sub>	Exposed Paddle Temperature		-55	-	+125	°C
RF Frequency Range	F <sub>RF</sub>	-		0.05	-	10	GHz
RF Continuous Input CW Power (Non-Switched) <sup>[1]</sup>	P <sub>RF</sub>	RFC connected to RF1 or RF2 <sup>[2]</sup>		-	-	34	dBm
		RF1/ RF2 Input, Terminated State <sup>[3][4]</sup>		-	-	27	dBm
		RFC Input, All off State		-	-	27	dBm
RF Continuous Input Power (RF Hot Switching CW) <sup>[1]</sup>	P <sub>RFSW</sub>	RFC Input, switching between RF1 and RF2.	T <sub>C</sub> = 85 °C	-	-	30	dBm
			T <sub>C</sub> = 105 °C	-	-	30	dBm
		RFC Input, switching into or out of, All off State.	T <sub>C</sub> = 85 °C	-	-	27	dBm
			T <sub>C</sub> = 105 °C	-	-	27	dBm
		RF1 or RF2 as input, switched between RFC and Term.	T <sub>C</sub> = 85 °C	-	-	27	dBm
			T <sub>C</sub> = 105 °C	-	-	27	dBm
		RF1 and RF2 as inputs, switching into or out of All off State. <sup>[4]</sup>	T <sub>C</sub> = 85 °C	-	-	27	dBm
			T <sub>C</sub> = 105 °C	-	-	27	dBm
RF1/2 Port Impedance	Z <sub>RFx</sub>	-		-	50	-	Ω
RFC Port Impedance	Z <sub>RFC</sub>	-		-	50	-	Ω

1. Levels based on:  $V_{DD} = 3.1\text{V to } 5.25\text{V}$ ,  $250\text{MHz} \leq F_{RF} \leq 10\text{GHz}$ ,  $Z_S = Z_L = 50\Omega$ . See Figure 3 for power handling derating vs. RF frequency.
2. Input could be: RFC, RF1, or RF2 (applied to only one input).
3. Any RF1 / RF2 termination state. Power level specified is for each port.
4. Power level specified is for each port.




Figure 3. Maximum RF Input Operating Power vs. Frequency

## 2.4 Electrical Specifications

Typical Application Circuit,  $V_{DD} = 5.0V$ ,  $T_C = +25^\circ C$ ,  $F_{RF} = 2000MHz$ , Driven Port = RF1 or RF2, input power = 0dBm,  $Z_S = Z_L = 50\Omega$ , PCB board trace and connector losses are de-embedded unless otherwise noted. **Boldface limits apply across the operating temperature range,  $-55^\circ C$  to  $+125^\circ C$  by characterization with production testing at  $+25^\circ C$ .**

Parameter	Symbol	Condition	Minimum <sup>[1][2]</sup>	Typical	Maximum <sup>[1][2]</sup>	Units
Logic Input High Threshold	$V_{IH}$		<b>1.1</b>	-	<b>3.6</b>	V
Logic Input Low Threshold	$V_{IL}$		<b>-0.3</b>	-	<b>0.6</b>	V
Logic Current	$I_{IH}, I_{IL}$	For each control pin	<b>-1</b>	-	<b>+1</b>	$\mu A$
DC Current	$I_{DD}$	$V_{DD} = 3.3 V$	-	200	<b>400</b>	$\mu A$
		$V_{DD} = 5.0 V$	-	260	<b>450</b>	$\mu A$
Insertion Loss RFC to RF1 / RF2	IL	50MHz	-	0.7	-	dB
		1GHz	-	0.7	-	dB
		2GHz	-	0.7	<b>1.1</b>	dB
		3GHz	-	0.7	-	dB
		4GHz	-	0.7	-	dB
		6GHz	-	0.8	-	dB
		8GHz	-	1.0	-	dB
		10GHz	-	1.2	-	dB
Isolation RFC to RF1 / RF2	ISOC	50MHz	76	79	-	dB
		1GHz	67	71	-	dB
		2GHz	62	66	-	dB
		3GHz	61	64	-	dB
		4GHz	58	60	-	dB
		6GHz	47	51	-	dB
		8GHz	-	43	-	dB
		10GHz	-	35	-	dB
Isolation RF1 to RF2	ISOX	50MHz	-	72	-	dB
		1GHz	-	62	-	dB
		2GHz	-	56	-	dB
		3GHz	-	52	-	dB
		4GHz	-	50	-	dB
		6GHz	-	44	-	dB
		8GHz	-	40	-	dB
		10GHz	-	32	-	dB
Return Loss RFC	RFC <sub>RL</sub>	50MHz	-	25	-	dB
		1GHz	-	25	-	dB
		2GHz	-	24	-	dB
		3GHz	-	23	-	dB
		4GHz	-	25	-	dB
		6GHz	-	24	-	dB
		8GHz	-	17	-	dB
		10GHz	-	12	-	dB

Typical Application Circuit,  $V_{DD} = 5.0V$ ,  $T_C = +25^\circ C$ ,  $F_{RF} = 2000MHz$ , Driven Port = RF1 or RF2, input power = 0dBm,  $Z_S = Z_L = 50\Omega$ , PCB board trace and connector losses are de-embedded unless otherwise noted. **Boldface limits apply across the operating temperature range,  $-55^\circ C$  to  $+125^\circ C$  by characterization with production testing at  $+25^\circ C$ .** (Cont.)

Parameter	Symbol	Condition		Minimum <sup>[1][2]</sup>	Typical	Maximum <sup>[1][2]</sup>	Units
Return Loss RF1, RF2 On State, EN = 0	RFON <sub>RL</sub>	50MHz		-	25	-	dB
		1GHz		-	26	-	dB
		2GHz		-	27	-	dB
		3GHz		-	24	-	dB
		4GHz		-	23	-	dB
		6GHz		-	26	-	dB
		8GHz		-	18	-	dB
		10GHz		-	13	-	dB
Return Loss RF1, RF2 Off State, EN = 0	RFOFF <sub>RL</sub>	50MHz		-	39	-	dB
		1GHz		-	32	-	dB
		2GHz		-	40	-	dB
		3GHz		-	32	-	dB
		4GHz		-	25	-	dB
		6GHz		-	25	-	dB
		8GHz		-	33	-	dB
		10GHz		-	27	-	dB
Input 0.1dB Compression	IP <sub>0.1dB</sub>	$V_{DD} = 5.0 V$	50MHz	-	30	-	dBm
			2GHz	-	32	-	dBm
			3GHz	-	32	-	dBm
			4GHz	-	32	-	dBm
			6GHz	-	34	-	dBm
			8GHz	-	33	-	dBm
			10GHz	-	32	-	dBm
		$V_{DD} = 3.1 V$	50MHz	-	30	-	dBm
			2GHz	-	32	-	dBm
			3GHz	-	32	-	dBm
			4GHz	-	32	-	dBm
			6GHz	-	34	-	dBm
			8GHz	-	33	-	dBm
			10GHz	-	32	-	dBm
Input IP2	IIP2	$F_{RF1} = 2000MHz$ , $F_{RF2} = 1990MHz$ RFIN = RF1 or RF2 PIN = +20dBm / tone $F_{IP2} = F_{RF1} + F_{RF2}$		-	111	-	dBm
Input IP3	IIP3	RF Input = RF1 or RF2 PIN = +15 dBm/tone $\Delta F = 1MHz$	50MHz	-	58	-	dBm
			1GHz	-	64	-	dBm
			2GHz	-	64	-	dBm
			2.5GHz	-	63	-	dBm
			4GHz	-	63	-	dBm
			6GHz	-	64	-	dBm
			8GHz	-	64	-	dBm
			10GHz	-	61	-	dBm

Typical Application Circuit,  $V_{DD} = 5.0V$ ,  $T_C = +25^\circ C$ ,  $F_{RF} = 2000MHz$ , Driven Port = RF1 or RF2, input power = 0dBm,  $Z_S = Z_L = 50\Omega$ , PCB board trace and connector losses are de-embedded unless otherwise noted. **Boldface limits apply across the operating temperature range,  $-55^\circ C$  to  $+125^\circ C$  by characterization with production testing at  $+25^\circ C$ .** (Cont.)

Parameter	Symbol	Condition	Minimum <sup>[1][2]</sup>	Typical	Maximum <sup>[1][2]</sup>	Units
Non-RF Driven Spurious <sup>[3]</sup>	$Spur_{MAX}$	At any RF port when externally terminated into $50\Omega$	-	-114	-	dBm
Switching Time <sup>[4]</sup>	$T_{SW}$	50% control to 90% RF	-	325	-	ns
		50% control to 10% RF	-	255	-	ns
Maximum Switching Rate <sup>[5]</sup>	$SW_{RATE}$	-	-	25	-	kHz

1. Items in minimum/maximum columns in bold are established by Test.
2. Items in minimum/maximum columns that are not bold are established by Design Characterization.
3. Spurious due to on-chip negative voltage generator. Typical generator fundamental frequency is 5.2MHz.
4.  $F_{RF} = 1GHz$ .
5. Minimum time required between switching of states =  $1 / \text{Maximum Switching Rate}$ .

## 2.5 Control Mode

Table 1. Switch Control Truth Table

VCTL	EN	RFC to RF1	RFC to RF2
0	0	OFF	ON
1	0	ON	OFF
0	1	OFF	OFF
1	1	OFF	OFF



### 3. Typical Performance Graphs

$V_{DD} = 3.3V$  or  $5.0V$ ,  $T_C = +25^\circ C$  ( $T_C$  = Temperature of Exposed Paddle),  $F_{RF} = 2000MHz$ ,  $Z_S = Z_L = 50\Omega$ ,  $P_{IN} = +0dBm$  for all small signal tests, RFC is the driven port and RF1 or RF2 is the output port, all unused RF ports terminated into  $50\Omega$ , unless otherwise specified




Figure 4. RFC to RF1 Insertion Loss




Figure 5. RFC to RF2 Insertion Loss




Figure 6. RF1 to RF2 Isolation [RF2 Enabled]




Figure 7. RF2 to RF1 Isolation [RF1 Enabled]




Figure 8. RF1 to RFC Isolation [RF2 Enabled]




Figure 9. RF2 to RFC Isolation [RF1 Enabled]

$V_{DD} = 3.3V$  or  $5.0V$ ,  $T_C = +25^\circ C$  ( $T_C$  = Temperature of Exposed Paddle),  $F_{RF} = 2000MHz$ ,  $Z_S = Z_L = 50\Omega$ ,  $P_{IN} = +0dBm$  for all small signal tests, RFC is the driven port and RF1 or RF2 is the output port, all unused RF ports terminated into  $50\Omega$ , unless otherwise specified (Cont.)




Figure 10. RFC Return Loss [RF1 Enabled]




Figure 11. RFC Return Loss [RF2 Enabled]




Figure 12. RF1 Return Loss [RF1 Enabled]




Figure 13. RF2 Return Loss [RF2 Enabled]




Figure 14. RF1 Return Loss [RF1 Off]




Figure 15. RF2 Return Loss [RF2 Off]

## 4. Applications Information

### 4.1 Default Start-up

There are no internal pull-up or pull-down resistors on the VCTL or EN pins.

### 4.2 Logic Control

Control pins VCTL and EN are used to set the state of the SP2T switch (see [Absolute Maximum Ratings](#)).

### 4.3 Power Supplies

Use a common  $V_{CC}$  power supply for all pins requiring DC power. Bypass all supply pins with external capacitors to minimize noise and fast transients. Supply noise can degrade noise figures and fast transients can trigger ESD clamps and cause them to fail. Supply voltage change or transients should have a slew rate smaller than  $1V/20\mu s$ . In addition, keep all control pins at 0V ( $\pm 0.3V$ ) while the supply voltage ramps or while it returns to zero.

### 4.4 Control Pin Interface

If control signal integrity is a concern and clean signals cannot be ensured because of issues such as overshoot, undershoot, and ringing, the following circuit at the input of each control pin is recommended. This applies to control Pin 1 (VCTL) and Pin 5 (EN) as shown in [Figure 16](#).




Figure 16. Typical Application Circuit

## 4.5 Cold Sparing

### 4.5.1 Setup and Test Conditions

The cold sparing test is intended to verify performance of the part when the part is unpowered while still having a large RF input power applied. The parts were tested under three conditions:

- Condition 1:  $V_{DD}$  is off and floating. (Units 25A, 26A, and 27A)
- Condition 2:  $V_{DD}$  is off and grounded. (Units 25B, 26B, and 27B)
- Condition 3: The part is powered on at 5V and in disable mode (RFC-RF1 and RFC-RF2 paths are isolated). (Units 25C, 26C, and 27C)

For each condition, an input power of 30dBm was applied at a frequency of 50MHz to the RFC port. The RF1 and RF2 ports are terminated with 50Ω loads. Three parts were tested under each condition for a 24 hour period. Before each test, the supply current was measured along with the s-parameters. After each test, the supply current was measured along with the s-parameters.

### 4.5.2 Results

There were no noticeable changes in the s-parameters between the pre-test data and the post-test data. [Table 2](#) shows the pre-test and post-test supply currents. There are no noticeable changes in supply current.

**Table 2. Cold Sparing Supply Current Results**

Unit	Pre-Test (mA) ( $V_{DD} = 5V$ )	Post-Test (mA) ( $V_{DD}$ Floating)	Post-Test (mA) ( $V_{DD}$ Grounded)	Post-Test (mA) (5V and Disabled)
25A	0.228	0.228	-	-
26A	0.233	0.233	-	-
27A	0.227	0.227	-	-
25B	0.241	-	0.241	-
26B	0.232	-	0.232	-
27B	0.229	-	0.230	-
25C	0.229	-	-	0.229
26C	0.218	-	-	0.218
27C	0.223	-	-	0.223

## 5. Radiation Tolerance

The ISL71934M is a radiation tolerant device for commercial space applications, Low Earth Orbit (LEO) applications, high altitude avionics, launch vehicles, and other harsh environments. The response of the device to Total Ionizing Dose (TID) radiation effects and Single-Event Effects (SEE) has been measured, characterized, and reported in the following sections. However, TID performance is not guaranteed through radiation acceptance testing.

### 5.1 Total Ionizing Dose (TID) Testing

#### 5.1.1 Introduction

To determine the sensitivity of the ISL71934M to the total dose environment, the TID test was conducted. Test downpoints were 0krad(Si), 10krad(Si), 20krad(Si), and 30krad(Si). Total dose testing was performed using a Hopewell Designs N40 panoramic 60Co irradiator. The irradiations were performed at a dose rate of 0.00875rad(Si)/s. A PbAl box shielded the test fixture and devices under test against low energy secondary gamma radiation. The characterization matrix consisted of 18 samples irradiated under bias and 18 samples irradiated with all pins grounded. All electrical testing was performed outside the irradiator using Automated Test Equipment (ATE) with data logging at each downpoint. Downpoint electrical testing was performed at room temperature.

The bias configuration is shown in [Figure 17](#).




Figure 17. Bias Configuration

### 5.1.2 TID Results

Figure 18 through Figure 21 show the performance parameters for key specifications over TID.




Figure 18.  $I_{DD}$  for  $V_{DD} = 3.3V$  vs TID




Figure 19.  $I_{DD}$  for  $V_{DD} = 5V$  vs TID




Figure 20. Insertion Loss RF1 to RFC at 2GHz and  $V_{DD} = 3.3V$  vs TID




Figure 21. RFC to RF1 Isolation at 2GHz and  $V_{DD} = 3.3V$  vs TID




Figure 22. RFC to RF2 Isolation at 2GHz and  $V_{DD} = 3.3V$  vs TID

## 5.2 Single-Event Effects Testing

The intense heavy ion environment encountered in space applications can cause a variety of Single-Event Effects (SEE). SEE can lead to system-level performance issues, including disruption, degradation, and destruction. For predictable and reliable space system operation, characterize individual electronic components to determine their SEE response. The following is a summary of the ISL71934M SEE testing.

### 5.2.1 SEE Test Facility

Testing was performed at Texas A&M University (TAMU Cyclotron Institute heavy ion facility). The overall test setup includes the test jig containing the evaluation cards mounted and wired through 20ft cable to the data room. The input pins RFC, RF1, and RF2 were connected with a series 10 $\mu$ F capacitor to ensure that only AC signals were applied to the ISL71934M. The power and control pins VDD, VCLT, and EN all had a 1 $\mu$ F decoupling capacitor to ground to minimize noise.

### 5.2.2 SEE Test Setup

For SEB and SEL testing, VDD was set to 5.5V, 5.8V, 6.2V, and 6.8V. The RFC pin was stimulated using a 10MHz signal with a peak amplitude of  $\pm 5$ V (24dBm). The inputs VCLTL and EN were set to 2.5V so that all three RF inputs were open. The supply current through the VDD pin was monitored to look for increases because of radiation.

### 5.2.3 Single Event Burnout and Latch-Up (SEB/L) Results

No SEB was observed for the device LET of 43MeV $\cdot$ cm<sup>2</sup>/mg (+125°C) for V<sub>DD</sub> = 5.5V, 5.8V, and 6.2V. Runaway currents were observed for 1 DUT at V<sub>DD</sub> = 6.5V. For V<sub>DD</sub> = 5.5V, 5.8V, and 6.2V, no current increases were seen outside of  $\pm 2\%$ .

### 5.2.4 SET Results

The SET testing was performed with VCTL = 1.1V (logic 1) and EN = 0V (logic 0). This enables the connection from the RFC to RF1 pins, with minimal margin on the digital control pins. A 10MHz,  $\pm 5$ V peak sine wave was applied to RFC. Both RF1 and RF2 were monitored using an oscilloscope. The oscilloscope was set to trigger on a  $\pm 10$ ns deviation in zero crossings. The part was operated at V<sub>DD</sub> = 2.7V and 4.5V. The oscilloscope did not trigger on any of the four parts tested, indicating no SET events.

### 5.2.5 Conclusion

The ISL71934M shows no sensitivity to SEB/L or exhibits any SET for the full supply voltage range, including margin up to V<sub>DD</sub> = 6.2V under the condition of LET value of 43MeV $\cdot$ cm<sup>2</sup>/mg.


## 6. Package Outline Drawing

For the most recent package outline drawing, see [L16.3x3F](#).

L16.3x3F

16 Lead Thin Quad Flat No-Lead Package

Rev 0, 2/20



### Notes :

1. All dimensions are in mm. Angles are in degrees.
2. Coplanarity applies to the exposed pad and the terminals.  
Coplanarity shall not exceed 0.05mm.
3. Warpage shall not exceed 0.05mm.
4. The package length and package width are considered as special characteristics.
5. See JEDEC MO-220.





## 7. Ordering Information

Part Number <sup>[1]</sup>	Part Marking	LDR	Package Description (RoHS Compliant)	Pkg. Dwg. #	MSL Rating <sup>[2]</sup>	Carrier Type <sup>[3]</sup>	Temp. Range
ISL71934MRTZ	71934	30krad(Si)	16 Ld TQFN	L16.3x3F	1	Tray	-55 to +125°C
ISL71934MRTZ-T						Reel, 1k	

1. These Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J-STD-020.
2. For more information about Moisture Sensitivity Level (MSL), see [TB363](#).
3. See [TB347](#) for details about reel specifications.

## 8. Revision History

Rev.	Date	Description
1.04	Feb 4, 2026	Added Cold Sparing section.
1.03	Nov 6, 2025	<ul style="list-style-type: none"> <li>Updated TID Features bullet.</li> <li>Added Boldface statement to EC table.</li> </ul>
1.02	May 19, 2025	<ul style="list-style-type: none"> <li>Updated page 1 content.</li> <li>Updated Note 1 in Abs Max section.</li> <li>Updated the RF Frequency Range spec units from MHz to GHz and the max spec from 6000MHz to 10GHz.</li> <li>Updated Note 1 in the Recommended Operating Conditions table.</li> <li>Updated the following typical values in the Electrical Specifications table:               <ul style="list-style-type: none"> <li>Insertion Loss</li> <li>Isolation</li> <li>Return Loss</li> <li>Input 0.1dB Compression</li> </ul> </li> <li>Added more conditions to Input IP3 specification.</li> <li>Removed Input 1dB Compression spec and applicable note.</li> <li>Updated Typical Performance Graphs to show extended frequency.</li> <li>Updated Note 1 in ordering table.</li> </ul>
1.01	Feb 24, 2021	Updated the Ordering Information table and moved it to the end to follow new formatting.
1.00	Dec 4, 2020	Initial release

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit [www.renesas.com/contact-us/](http://www.renesas.com/contact-us/).

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.