

# ISL8025, ISL8025A

Compact Synchronous Buck Regulators

FN8357 Rev 1.01 Jun 24, 2022

The <u>ISL8025</u>, <u>ISL8025A</u> are highly efficient, monolithic, synchronous step-down DC/DC converters that can deliver 5A of continuous output current from a 2.7V to 5.5V input supply. The devices use current mode control architecture to deliver a very low duty cycle operation at high frequency with fast transient response and excellent loop stability.

The ISL8025, ISL8025A integrates a very low ON-resistance P-Channel ( $36m\Omega$ ) high-side FET and N-Channel ( $13m\Omega$ ) low-side FET to maximize efficiency and minimize external component count. The 100% duty-cycle operation allows less than 180mV dropout voltage at 5A output current. The operation frequency of the pulse-width modulator (PWM) is adjustable from 500kHz to 4MHz. The default switching frequency, which is set by connecting the FS pin high, is 1MHz for the ISL8025 and 2MHz for the ISL8025A.

The ISL8025, ISL8025A can be configured for discontinuous or forced continuous operation at light load. Forced continuous operation reduces noise and RF interference, while discontinuous mode provides higher efficiency by reducing switching losses at light loads.

Fault protection is provided by internal hiccup mode current limiting during short circuit and overcurrent conditions. Other protection, such as overvoltage and over-temperature, are also integrated into the device. A power-good output voltage monitor indicates when the output is in regulation.

The ISL8025, ISL8025A offers a 1ms Power-good (PG) timer at power-up. When in shutdown, the ISL8025, ISL8025A discharges the output capacitor through an internal soft-stop switch. Other features include internal fixed or adjustable soft-start and internal/external compensation.

The ISL8025, ISL8025A are offered in a space saving 16 Ld 3x3 Pb-free QFN package with an exposed pad for improved thermal performance and 1mm maximum height. The complete converter occupies less than 0.22 in<sup>2</sup> area.

# **Features**

- · 2.7V to 5.5V input voltage range
- Very low ON-resistance FET's P-channel  $36m\Omega$  and N-channel  $13m\Omega$  typical values
- High efficiency synchronous buck regulator with up to 95% efficiency
- Pin-to-pin compatible with ISL8023 and ISL8024
- 0.8% reference accuracy over-temperature/load/line
- · Internal soft-start: 1ms or adjustable
- · Soft-stop output discharge during disable
- Adjustable frequency from 500kHz to 4MHz default at 1MHz (ISL8025), 2MHz (ISL8025A)
- · External synchronization up to 4MHz
- Over-temperature, overcurrent, overvoltage and negative overcurrent protection

# Applications

- DC/DC POL modules
- μC/μP, FPGA and DSP power
- Plug-in DC/DC modules for routers and switchers
- · Portable instruments
- Test and measurement systems
- · Li-ion battery powered devices




FIGURE 1. TYPICAL APPLICATION CIRCUIT CONFIGURATION (INTERNAL COMPENSATION OPTION)





FIGURE 2. EFFICIENCY vs LOAD  $F_{SW} = 1 MHz, V_{IN} = 5V, MODE = PFM, T_A = +25 °C$ 

# **Table of Contents**

Pin Configuration	з
Pin Descriptions	з
Ordering Information	4
Absolute Maximum Ratings	6
Thermal Information	6
Recommended Operating Conditions	6
Electrical Specifications	6
Typical Operating Performance	8
Typical Operating Performance	. 11
Theory of Operation	
PWM Control Scheme	. 16 . 17 . 17 . 17 . 17 . 17 . 17 . 18 . 18
Application Information	
Output Inductor and Capacitor Selection Output Voltage Selection Input Capacitor Selection Loop Compensation Design	. 18 . 18
PCB Layout Recommendation	. 20
Revision History	. 20
Package Outline Drawing	. 22



# **Pin Configuration**



# **Pin Descriptions**

PIN NUMBER	SYMBOL	DESCRIPTION
1, 16	VIN	Input supply voltage. Place a minimum of two 22µF ceramic capacitors from VIN to PGND as close as possible to the IC for decoupling.
2	VDD	Input supply voltage for the logic. Connect VIN pin.
3	PG	Power-good is an open-drain output. Use a $10 k\Omega$ to $100 k\Omega$ pull-up resistor connected between VIN and PG. At power-up or EN HI, PG rising edge is delayed by 1ms upon output reached within regulation.
4	SYNC	Mode Selection pin. Connect to logic high or input voltage VIN for PWM mode. Connect to logic low or ground for PFM mode. Connect to an external function generator for synchronization with the positive edge trigger. There is an internal $1M\Omega$ pull-down resistor to prevent an undefined logic state in case of SYNC pin float.
5	EN	Regulator enable pin. Enable the output when driven to high. Shutdown the chip and discharge output capacitor when driven to low.
6	FS	This pin sets the oscillator switching frequency, using a resistor, RFS, from the FS pin to GND. The frequency of operation may be programmed between 500kHz to 4MHz. The default frequency is 1MHz if FS is connected to VIN.
7	SS	SS is used to adjust the soft-start time. Set to SGND for internal 1ms rise time. Connect a capacitor from SS to SGND to adjust the soft-start time. Do not use more than 33nF per IC.
8, 9	COMP, FB	The feedback network of the regulator, FB, is the negative input to the transconductance error amplifier. The output voltage is set by an external resistor divider connected to FB. With a properly selected divider, the output voltage can be set to any voltage between the power rail (reduced by converter losses) and the 0.6V reference.  COMP is the output of the amplifier if COMP is not tied to VDD. Otherwise, COMP is disconnected thru a MOSFET for internal compensation. Must connect COMP to VDD in internal compensation mode to meet a typical application. Additional external networks across COMP and SGND might be required to improve the loop compensation of the amplifier operation.  In addition, the regulator power-good and under-voltage protection circuitry use FB to monitor the regulator output voltage.
10	SGND	Signal ground.
11, 12	PGND	Power ground.
13, 14, 15	PHASE	Switching node connections. Connect to one terminal of the inductor. This pin is discharged by a $100\Omega$ resistor when the device is disabled. See"FUNCTIONAL BLOCK DIAGRAM" on page 5 for more detail.
Exposed Pad	-	The exposed pad must be connected to the SGND pin for proper electrical performance. Place as many vias as possible under the pad connecting to SGND plane for optimal thermal performance.

# **Ordering Information**

PART NUMBER (Notes 2, 3)	PART MARKING	OPERATION FREQUENCY (MHz)	PACKAGE DESCRIPTION (RoHS Compliant)	PKG. DWG. #	CARRIER TYPE (Note 1)	TEMP. RANGE			
ISL8025IRTAJZ	025A	1	16 Ld 3x3 TQFN	L16.3x3D	Tube	-40 to +85°C			
ISL8025IRTAJZ-T					Reel, 6k				
ISL8025IRTAJZ-T7A					Reel, 250				
ISL8025AIRTAJZ	25AA	2			Tube				
ISL8025AIRTAJZ-T					Reel, 6k				
ISL8025AIRTAJZ-T7A					Reel, 250				
ISL8025EVAL3Z	ISL8025 Evaluati	SL8025 Evaluation Board							
ISL8025AEVAL3Z	ISL8025A Evalua	tion Board							

#### NOTES:

- 1. See TB347 for details about reel specifications.
- 2. These Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), see the ISL8025, ISL8025A device information pages. For more information on MSL, see TB363.

#### **TABLE 1. SUMMARY OF KEY DIFFERENCES**

PART NUMBER	I <sub>OUT</sub> (MAX) (A)	F <sub>SW</sub> RANGE (MHz)	V <sub>IN</sub> RANGE (V)	V <sub>OUT</sub> RANGE (V)	PART SIZE (mm)
ISL8025	5	Programmable 0.5MHz to 4MHz	2.7 to 5.5	0.6 to 5.5	3x3
ISL8025A		Programmable 1MHz to 4MHz			

#### NOTES

- 4. The Evaluation Kit default configuration is  $V_{OUT}$  = 1.8V,  $F_{SW}$  = 1MHz.
- 5. V<sub>REF</sub> is 0.6V.

#### **TABLE 2. ISL8025 COMPONENT SELECTION**

V <sub>OUT</sub>	0.8V	1.2V	1.5V	1.8V	2.5V	3.3V	3.6V
C1	2 x 22µF	2 x 22µF	2 x 22µF	2 x 22µF	2 x 22μF	2 x 22µF	2 x 22µF
C2	4 x 22μF	2 x 22µF	2 x 22µF	2 x 22µF	2 x 22μF	2 x 22µF	2 x 22µF
С3	22pF						
L1	0.47~1µH	0.47~1µH	0.47~1µH	0.68~1.5µH	0.68~1.5µH	1~2.2µH	1~2.2µH
R2	<b>33k</b> Ω	<b>100</b> kΩ	<b>150k</b> Ω	<b>200k</b> Ω	<b>316k</b> Ω	<b>450</b> kΩ	<b>500k</b> Ω
R3	<b>100k</b> Ω	<b>100k</b> Ω	<b>100k</b> Ω	<b>100</b> kΩ	<b>100k</b> Ω	<b>100</b> kΩ	<b>100k</b> Ω

### **TABLE 3. ISL8025A COMPONENT SELECTION**

V <sub>OUT</sub>	0.8V	<b>1.2</b> V	<b>1</b> .5V	<b>1.8V</b>	2.5V	3.3V	3.6V
C1	22μF	22µF	22µF	22µF	22µF	22µF	22μF
C2	3 x 22µF	2 x 22μF	2 x 22µF	2 x 22µF	2 x 22µF	2 x 22µF	2 x 22μF
СЗ	22pF	22pF	22pF	22pF	22pF	22pF	22pF
L1	0.22~0.47µH	0.22~0.47µH	0.22~0.47µH	0.33~0.68µH	0.33~0.68µH	0.47~1µH	0.47~1µH
R2	<b>33</b> kΩ	<b>100</b> kΩ	<b>150k</b> Ω	<b>200</b> kΩ	<b>316k</b> Ω	<b>450k</b> Ω	<b>500k</b> Ω



TABLE 3. ISL8025A COMPONENT SELECTION (Continued)

V <sub>OUT</sub>	0.8V	1.2V	<b>1</b> .5V	1.8V	2.5V	3.3V	3.6V
R3	<b>100k</b> Ω	<b>100</b> k $Ω$	<b>100k</b> $\Omega$	<b>100k</b> $\Omega$	<b>100k</b> $\Omega$	<b>100k</b> $\Omega$	<b>100k</b> Ω




FIGURE 3. FUNCTIONAL BLOCK DIAGRAM

# Absolute Maximum Ratings (Reference to GND)

VIN0.3V to 5.8V (DC	c) or 7V (20ms)
EN, FS, PG, SYNC, VFB	V to VIN + 0.3V
PHASE1.5V (100ns)/-0.3V (DC) to 6.5V (DC	c) or 7V (20ms)
COMP, SS (Note 8)	0.3V to 2.7V
ESD Ratings	
Human Body Model (Tested per JESD22-A114)	3kV
Charged Device Model (Tested per JESD22-C101E)	2kV
Machine Model (Tested per JESD22-A115)	300٧
Latch Up (Tested per JESD-78A; Class 2, Level A) 10	0mA @ +85°C

#### **Thermal Information**

Thermal Resistance	$\theta_{JA}(^{\circ}C/W)$	$\theta_{JC}$ (°C/W)
16 LD TQFN Package (Notes 6, 7)	47	6.5
Junction Temperature Range	5!	5°C to +125°C
Storage Temperature Range	6!	5°C to +150°C
Pb-Free Reflow Profile		see <u>TB493</u>

## **Recommended Operating Conditions**

VIN Supply Voltage Range	2.7V to 5.5V
Load Current Range	0A to 5A
Ambient Temperature Range	40°C to +85°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

#### NOTES:

- 6. θ<sub>JA</sub> is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See <u>TB379</u>.
- 7.  $\theta_{\text{JC}}$ , "case temperature" location is at the center of the exposed metal pad on the package underside.
- 8. COMP is an input and output pin. When the ISL8025/A is used with an internal compensation, the comp pin has a rating similar to VIN. When using the ISL8025/A in an external compensation, the ratings are -0.3V to 2.7V

**Electrical Specifications** Unless otherwise noted, all parameter limits are established over the recommended operating conditions and the typical specification are measured at the following conditions:  $T_A = -40^{\circ}$ C to +85°C,  $V_{IN} = 3.6V$ , EN =  $V_{IN}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}$ C. Boldface limits apply over the operating temperature range, -40°C to +85°C.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 9)	TYP	MAX (Note 9)	UNITS
INPUT SUPPLY	•				1	
V <sub>IN</sub> Undervoltage Lockout Threshold	V <sub>UVLO</sub>	Rising, no load		2.5	2.7	V
		Falling, no load	2.2	2.4		V
Quiescent Supply Current	I <sub>VIN</sub>	SYNC = GND, no load at the output		50		μΑ
		SYNC = GND, no load at the output and no switches switching		50	60	μΑ
		SYNC = V <sub>IN</sub> , F <sub>SW</sub> = 1MHz, no load at the output		8	15	mA
		SYNC = V <sub>IN</sub> , F <sub>SW</sub> = 2MHz, no load at the output		16	23	mA
Shutdown Supply Current	I <sub>SD</sub>	SYNC = GND, V <sub>IN</sub> = 5.5V, EN = low		5	7	μΑ
OUTPUT REGULATION					1	
Reference Voltage	V <sub>REF</sub>		0.595	0.600	0.605	V
VFB Bias Current	I <sub>VFB</sub>	VFB = 0.75V		0.1		μΑ
Line Regulation		V <sub>IN</sub> = V <sub>O</sub> + 0.5V to 5.5V (minimal 2.7V)		0.2		%/V
Soft-Start Ramp Time Cycle		SS = SGND		1		ms
Soft-Start Charging Current	I <sub>SS</sub>	V <sub>SS</sub> = 0.1V	1.45	1.85	2.25	μΑ
OVERCURRENT PROTECTION			l .		II.	
Current Limit Blanking Time	tocon			17		Clock pulses
Overcurrent and Auto Restart Period	tocoff			8		SS cycle
Positive Peak Current Limit	I <sub>PLIMIT</sub>	5A application	6	7.5	9	Α
Peak Skip Limit	I <sub>SKIP</sub>	5A application (See "Application Information" on page 18 for more detail)	0.8	1	1.2	А
Zero Cross Threshold			-200		200	mA
Negative Current Limit	I <sub>NLIMIT</sub>		-4.5	-3	-1.5	Α



**Electrical Specifications** Unless otherwise noted, all parameter limits are established over the recommended operating conditions and the typical specification are measured at the following conditions:  $T_A = -40 \,^{\circ}$ C to +85  $^{\circ}$ C,  $V_{IN} = 3.6$ V,  $EN = V_{IN}$ , unless otherwise noted. Typical values are at  $T_A = +25 \,^{\circ}$ C. Boldface limits apply over the operating temperature range, -40  $^{\circ}$ C to +85  $^{\circ}$ C. (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 9)	TYP	MAX (Note 9)	UNITS
COMPENSATION	Ш		W.			
Error Amplifier Trans-Conductance		Internal compensation		60		μA/V
		External compensation		120		μ <b>A</b> /V
Trans-Resistance	RT	5A application (test at 3.6V)	0.155	0.175	0.195	Ω
PHASE	11.		"		1	
P-Channel MOSFET ON-Resistance		V <sub>IN</sub> = 5V, I <sub>O</sub> = 200mA		36	41	mΩ
		V <sub>IN</sub> = 2.7V, I <sub>O</sub> = 200mA		52	60	mΩ
N-Channel MOSFET ON-Resistance		V <sub>IN</sub> = 5V, I <sub>O</sub> = 200mA		13	16	mΩ
		V <sub>IN</sub> = 2.7V, I <sub>O</sub> = 200mA		17	21	mΩ
PHASE Maximum Duty Cycle				100		%
PHASE Minimum On-Time		SYNC = High			140	ns
OSCILLATOR		1				
Nominal Switching Frequency	F <sub>SW</sub>	F <sub>SW</sub> = V <sub>IN</sub> , ISL8025	800	1000	1200	kHz
		F <sub>SW</sub> = V <sub>IN</sub> , ISL8025A	1600	2000	2400	kHz
		$F_{SW}$ with RS = $402k\Omega$		490		kHz
		$F_{SW}$ with RS = 42.2k $\Omega$		4200		kHz
SYNC Logic Low-to-High Transition Range			0.70	0.75	0.80	٧
SYNC Hysteresis				0.15		٧
SYNC Logic Input Leakage Current		V <sub>IN</sub> = 3.6V		3.6	5	μA
PG						
Output Low Voltage					0.3	٧
Delay Time (Rising Edge)		Time from V <sub>OUT</sub> reached regulation	0.5	1	2	ms
PG Pin Leakage Current		PG = V <sub>IN</sub>		0.01	0.1	μA
OVP PG Rising Threshold				0.80		٧
UVP PG Rising Threshold			0.48	0.51	0.54	٧
UVP PG Hysteresis				30		mV
PGOOD Delay Time (Falling Edge)				7.5		μs
EN	I		П		1	
Logic Input Low					0.4	V
Logic Input High			0.9			V
EN Logic Input Leakage Current		Pulled up to 5.5V		0.1	1	μΑ
Thermal Shutdown		Temperature Rising		150		°C
Thermal Shutdown Hysteresis		Temperature Falling		25		°C

#### NOTE:



<sup>9.</sup> Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

**Typical Operating Performance** Unless otherwise noted, operating conditions are:  $T_A = +25 \,^{\circ}$ C,  $V_{VIN} = 5V$ , EN =  $V_{IN}$ , SYNC =  $V_{IN}$ , L = 1.0µH,  $C_1 = 22\mu$ F,  $C_2 = 2 \times 22\mu$ F,  $I_{OUT} = 0$ A to 5A. Resistor load is used in the test




FIGURE 4. EFFICIENCY vs LOAD (1MHz 3.3 V<sub>IN</sub> PWM)




FIGURE 5. EFFICIENCY vs LOAD (1MHz 3.3 V<sub>IN</sub> PFM)




FIGURE 6. EFFICIENCY vs LOAD (1MHz 5VIN PWM)




FIGURE 7. EFFICIENCY vs LOAD (1MHz 5V<sub>IN</sub> PFM)




FIGURE 8. EFFICIENCY vs LOAD (2MHz 3.3VIN PWM)






FIGURE 9. EFFICIENCY vs LOAD (2MHz 3.3V<sub>IN</sub> PFM)

**Typical Operating Performance** Unless otherwise noted, operating conditions are:  $T_A = +25 \,^{\circ}$ C,  $V_{VIN} = 5V$ , EN =  $V_{IN}$ , SYNC =  $V_{IN}$ , L = 1.0 $\mu$ H, C<sub>1</sub> = 22 $\mu$ F, C<sub>2</sub> = 2 x 22 $\mu$ F, I<sub>OUT</sub> = 0A to 5A. Resistor load is used in the test (**Continued**)








FIGURE 11. EFFICIENCY vs LOAD (2MHz 5V<sub>IN</sub> PFM)




FIGURE 12.  $V_{OUT}$  REGULATION vs LOAD (1MHz,  $V_{OUT} = 0.8V$ )




FIGURE 13.  $V_{OUT}$  REGULATION vs LOAD (1MHz,  $V_{OUT} = 0.9V$ )




FIGURE 14.  $V_{OUT}$  REGULATION vs LOAD (1MHz,  $V_{OUT} = 1.2V$ )




FIGURE 15. V<sub>OUT</sub> REGULATION vs LOAD (1MHz, V<sub>OUT</sub> = 1.5V)

**Typical Operating Performance** Unless otherwise noted, operating conditions are:  $T_A = +25 \,^{\circ}C$ ,  $V_{VIN} = 5V$ , EN =  $V_{IN}$ , SYNC =  $V_{IN}$ , L = 1.0 $\mu$ H,  $C_1 = 22\mu$ F,  $C_2 = 2 \times 22\mu$ F,  $I_{OUT} = 0A$  to 5A. Resistor load is used in the test **(Continued)** 




FIGURE 16. V<sub>OUT</sub> REGULATION vs LOAD (1MHz, V<sub>OUT</sub> = 1.8V)




FIGURE 17.  $V_{OUT}$  REGULATION vs LOAD (1MHz,  $V_{OUT}$  = 2.5V)




FIGURE 18.  $V_{OUT}$  REGULATION vs LOAD (1MHz,  $V_{OUT}$  = 3.3V)




FIGURE 19. START-UP AT NO LOAD (PFM)




FIGURE 20. START-UP AT NO LOAD (PWM)




FIGURE 21. SHUTDOWN AT NO LOAD (PFM)




FIGURE 22. SHUTDOWN AT NO LOAD (PWM)




FIGURE 23. START-UP AT 5A LOAD (PWM)




FIGURE 24. SHUTDOWN AT 5A LOAD (PWM)

**Typical Operating Performance** Unless otherwise noted, operating conditions are:  $T_A = +25 \,^{\circ}$  C,  $V_{VIN} = 5V$ , EN =  $V_{IN}$ , SYNC =  $V_{IN}$ , L = 1.0  $\mu$ H, C<sub>1</sub> = 22 $\mu$ F, C<sub>2</sub> = 2 x 22 $\mu$ F, I<sub>OUT</sub> = 0A to 5A) Resistor load is used in the test. **(Continued)** 




FIGURE 25. START-UP AT 5A LOAD (PFM)




FIGURE 26. SHUTDOWN AT 5A LOAD (PFM)




FIGURE 27. START-UP V<sub>IN</sub> AT 5A LOAD (PFM)




FIGURE 28. START-UP VIN AT 5A LOAD (PWM)




FIGURE 29. SHUTDOWN VIN AT 5A LOAD (PFM)




FIGURE 30. SHUTDOWN V<sub>IN</sub> AT 5A LOAD (PWM)

**Typical Operating Performance** Unless otherwise noted, operating conditions are:  $T_A = +25 \,^{\circ}$  C,  $V_{VIN} = 5V$ , EN =  $V_{IN}$ , SYNC =  $V_{IN}$ , L = 1.0  $\mu$ H,  $C_1 = 22 \mu$ F,  $C_2 = 2 \times 22 \mu$ F,  $I_{OUT} = 0$ A to 5A) Resistor load is used in the test. (Continued)




FIGURE 31. START-UP VIN AT NO LOAD (PFM)




FIGURE 32. START-UP VIN AT NO LOAD (PWM)




FIGURE 33. SHUTDOWN V<sub>IN</sub> AT NO LOAD (PFM)




FIGURE 34. SHUTDOWN V<sub>IN</sub> AT NO LOAD (PWM)




FIGURE 35. JITTER AT NO LOAD PWM




FIGURE 36. JITTER AT FULL LOAD PWM  $\,$ 

**Typical Operating Performance** Unless otherwise noted, operating conditions are:  $T_A = +25 \,^{\circ}$  C,  $V_{VIN} = 5V$ , EN =  $V_{IN}$ , SYNC =  $V_{IN}$ , L = 1.0  $\mu$ H,  $C_1 = 22 \mu$ F,  $C_2 = 2 \times 22 \mu$ F,  $I_{OUT} = 0$ A to 5A) Resistor load is used in the test. (**Continued**)




FIGURE 37. STEADY STATE AT NO LOAD PWM




FIGURE 38. STEADY STATE AT NO LOAD PFM




FIGURE 39. STEADY STATE AT 5A PWM




FIGURE 40. LOAD TRANSIENT (PWM)




FIGURE 41. LOAD TRANSIENT (PFM)





FIGURE 42. OUTPUT SHORT CIRCUIT

**Typical Operating Performance** Unless otherwise noted, operating conditions are:  $T_A = +25 \,^{\circ}$  C,  $V_{VIN} = 5V$ , EN =  $V_{IN}$ , SYNC =  $V_{IN}$ , L = 1.0 $\mu$ H, C<sub>1</sub> = 22 $\mu$ F, C<sub>2</sub> = 2 x 22 $\mu$ F, I<sub>OUT</sub> = 0A to 5A) Resistor load is used in the test. **(Continued)** 








FIGURE 44. PFM TO PWM TRANSITION




FIGURE 45. PWM TO PFM TRANSITION




FIGURE 46. OVERVOLTAGE PROTECTION




FIGURE 47. OVER-TEMPERATURE PROTECTION

# **Theory of Operation**

The ISL8025, ISL8025A are step-down switching regulators optimized for battery-powered applications. The regulators operate at 1MHz or 2MHz fixed default switching frequency for high efficiency and allow smaller form factor, when FS is connected to VIN. By connecting a resistor from FS to SGND, the operational frequency adjustable range is 500kHz to 4MHz. At light load, the regulator reduces the switching frequency, unless forced to the fixed frequency, to minimize the switching loss and to maximize the battery life. The quiescent current when the output is not loaded is typically only  $50\mu A$ . The supply current is typically only  $5\mu A$  when the regulator is shut down.

#### **PWM Control Scheme**

Pulling the SYNC pin HI (>0.8V) forces the converter into PWM mode, regardless of output current. The ISL8025, ISL8025A employs the current-mode pulse-width modulation (PWM) control scheme for fast transient response and pulse-by-pulse current limiting. Figure 3 on page 5 shows the Functional Block Diagram. The current loop consists of the oscillator, the PWM comparator, current sensing circuit and the slope compensation for the current loop stability. The slope compensation is 440mV/Ts, which changes with frequency. The gain for the current sensing circuit is typically 200mV/A. The control reference for the current loops comes from the error amplifier's (EAMP) output.

The PWM operation is initialized by the clock from the oscillator. The P-Channel MOSFET is turned on at the beginning of a PWM cycle and the current in the MOSFET starts to ramp up. When the sum of the current amplifier CSA and the slope compensation reaches the control reference of the current loop, the PWM comparator COMP sends a signal to the PWM logic to turn off the P-FET and turn on the N-Channel MOSFET. The N-FET stays on until the end of the PWM cycle. Figure 48 shows the typical operating waveforms during the PWM operation. The dotted lines illustrate the sum of the slope compensation ramp and the current-sense amplifier's CSA output.

The output voltage is regulated by controlling the  $V_{EAMP}$  voltage to the current loop. The bandgap circuit outputs a 0.6V reference voltage to the voltage loop. The feedback signal comes from the VFB pin. The soft-start block only affects the operation during the start-up and will be discussed separately. The error amplifier is a transconductance amplifier that converts the voltage error signal to a current output. The voltage loop is internally compensated with the 55pF and  $100 \text{k}\Omega$  RC network. The maximum EAMP voltage output is precisely clamped to 1.6V.




FIGURE 48. PWM OPERATION WAVEFORMS

## **SKIP Mode**

Pulling the SYNC pin LO (<0.4V) forces the converter into PFM mode. The ISL8025, ISL8025A enters a pulse-skipping mode at light load to minimize the switching loss by reducing the switching frequency. Figure 49 illustrates the skip-mode operation. A zero-cross sensing circuit shown in Figure 3 on page 5 monitors the N-FET current for zero crossing. When 16 consecutive cycles are detected, the regulator enters the skip mode. During the sixteen detecting cycles, the current in the inductor is allowed to become negative. The counter is reset to zero when the current in any cycle does not cross zero.

Once the skip mode is entered, the pulse modulation starts being controlled by the SKIP comparator shown in Figure 3 on page 5. Each pulse cycle is still synchronized by the PWM clock. The P-FET is turned on at the clock's rising edge and turned off when the output is higher than 1.2% of the nominal regulation or when its current reaches the peak Skip current limit value. Then, the inductor current is discharging to OA and stays at zero (the internal clock is disabled), and the output voltage reduces gradually due to the load current discharging the output capacitor. When the output voltage drops to the nominal voltage, the P-FET will be turned on again at the rising edge of the internal clock as it repeats the previous operations.

The regulator resumes normal PWM mode operation when the output voltage drops 2.5% (1.2% for 2MHz) below the nominal voltage.






FIGURE 49. SKIP MODE OPERATION WAVEFORMS

# **Frequency Adjust**

The frequency of operation is fixed at 1MHz when FS is tied to VIN. Adjustable frequency ranges from 500kHz to 4MHz via a simple resistor connecting FS to SGND, according to Equation 2:

$$R_{FS}[k\Omega] = \frac{220 \cdot 10^3}{f_{OSC}[kHz]} - 14 \tag{EQ. 2}$$

#### **Overcurrent Protection**

The overcurrent protection is realized by monitoring the CSA output with the OCP comparator, as shown in Figure 3. The current sensing circuit has a gain of 200mV/A, from the P-FET current to the CSA output. When the CSA output reaches the threshold, the OCP comparator is trippled to turn off the P-FET immediately. The overcurrent function protects the switching converter from a shorted output by monitoring the current flowing through the upper MOSFET.

Upon detection of an overcurrent condition, the upper MOSFET will be immediately turned off and will not be turned on again until the next switching cycle. Upon detection of the initial overcurrent condition, the overcurrent fault counter is set to 1. If, on the subsequent cycle, another overcurrent condition is detected, the OC fault counter will be incremented. If there are 17 sequential OC fault detections, the regulator will be shut down under an overcurrent fault condition. An overcurrent fault condition will result in the regulator attempting to restart in a hiccup mode within the delay of eight soft-start periods. At the end of the 8<sup>th</sup> soft-start wait period, the fault counters are reset and soft-start is attempted again. If the overcurrent condition goes away during the delay of 8 soft-start periods, the output will resume back into regulation point after hiccup mode expires.

## **Negative Current Protection**

Similar to overcurrent, the negative current protection is realized by monitoring the current across the low-side N-FET, as shown in Figure 3 on page 5. When the valley point of the inductor current reaches -3A for 4 consecutive cycles, both P-FET and N-FET are off. The  $100\Omega$  in parallel to the N-FET will activate discharging the output into regulation. The control will begin to switch when output is within regulation. The regulator will be in PFM for  $20\mu s$  before switching to PWM if necessary.

#### PG

PG is an open-drain output of a window comparator that continuously monitors the buck regulator output voltage. PG is actively held low when EN is low and during the buck regulator soft-start period. After 1ms delay of the soft-start period, PG becomes high impedance as long as the output voltage is within nominal regulation voltage set by VFB. When VFB drops 15% below or raises 0.8V above the nominal regulation voltage, the ISL8025, ISL8025A pulls PG low. Any fault condition forces PG low until the fault condition is cleared by attempts to soft-start. For logic level output voltages, connect an external pull-up resistor,  $\mathbf{R}_1$ , between PG and VIN. A 100k $\Omega$  resistor works well in most applications.

#### UVLO

When the input voltage is below the undervoltage lock-out (UVLO) threshold, the regulator is disabled.

#### **Soft Start-Up**

The soft-start-up reduces the in-rush current during the start-up. The soft-start block outputs a ramp reference to the input of the error amplifier. This voltage ramp limits the inductor current as well as the output voltage speed, so that the output voltage rises in a controlled fashion. When VFB is less than 0.1V at the beginning of the soft-start, the switching frequency is reduced to 200kHz, so that the output can start-up smoothly at light load condition. During soft-start, the IC operates in the SKIP mode to support pre-biased output condition.

Tie SS to SGND for internal soft-start is approximately 1ms. Connect a capacitor from SS to SGND to adjust the soft-start time. This capacitor, along with an internal 1.85 $\mu$ A current source sets the soft-start interval of the converter,  $t_{SS}$ , as shown by Equation 3.

$$C_{SS}[\mu F] = 3.1 \cdot t_{SS}[s]$$
 (EQ. 3)

 $C_{SS}$  must be less than 33nF to insure proper soft-start reset after fault condition.

#### **Enable**

The enable (EN) input allows the user to control the turning on or off of the regulator for purposes, such as power-up sequencing. When the regulator is enabled, there is typically a 600µs delay for waking up the bandgap reference and then the soft-start-up begins.



# **Discharge Mode (Soft-Stop)**

When a transition to shutdown mode occurs or the VIN UVLO is set, the outputs discharge to GND through an internal 100 $\Omega$  switch.

#### **Power MOSFETs**

The power MOSFETs are optimized for best efficiency. The ON-resistance for the P-FET is typically  $36m\Omega$  and the ON-resistance for the N-FET is typically  $13m\Omega$ .

## 100% Duty Cycle

The ISL8025, ISL8025A features a 100% duty cycle operation to maximize the battery life. When the battery voltage drops to a level that the ISL8025, ISL8025A can no longer maintain the regulation at the output, the regulator completely turns on the P-FET. The maximum dropout voltage under the 100% duty-cycle operation is the product of the load current and the ON-resistance of the P-FET.

#### **Thermal Shut-Down**

The ISL8025, ISL8025A has built-in thermal protection. When the internal temperature reaches +150°C, the regulator is completely shut down. As the temperature drops to +125°C, the ISL8025, ISL8025A resumes operation by stepping through the soft-start.

# **Application Information**

## **Output Inductor and Capacitor Selection**

To consider steady state and transient operations, the ISL8025 typically uses a 1.0µH output inductor and the ISL8025A uses a 0.47µF. The higher or lower inductor value can be used to optimize the total converter system performance. For example, for higher output voltage 3.3V application, in order to decrease the inductor current ripple and output voltage ripple, the output inductor value can be increased. It is recommended to set the ripple inductor current approximately 30% of the maximum output current for optimized performance. The inductor ripple current can be expressed, as shown in Equation 4:

$$\Delta I = \frac{V_O \cdot \left(1 - \frac{V_O}{V_{IN}}\right)}{L \cdot f_S}$$
 (EQ. 4)

The inductor's saturation current rating needs to be at least larger than the peak current. The ISL8025, ISL8025A protects the typical peak current 6A. The saturation current needs to be over 7A for maximum output current application.

The ISL8025, ISL8025A uses an internal compensation network and the output capacitor value is dependent on the output voltage. The ceramic capacitor is recommended to be X5R or X7R. The recommended X5R or X7R minimum output capacitor values are shown in Table 2.

In Table 2, the minimum output capacitor value is given for the different output voltage to make sure that the whole converter system is stable. Additional output capacitance should be added for better performances in applications where high load transient or low output ripple is required. It is recommended to check the system level performance along with the simulation model.

### **Output Voltage Selection**

The output voltage of the regulator can be programmed via an external resistor divider that is used to scale the output voltage, relative to the internal reference voltage, and feed it back to the inverting input of the error amplifier (refer to Figure 1).

The output voltage programming resistor,  $R_2$ , will depend on the value chosen for the feedback resistor and the desired output voltage of the regulator. The value for the feedback resistor,  $R_3$ , is typically between 10k $\Omega$  and 100k $\Omega$ , as shown in Equation 5.

$$R_2 = R_3 \left( \frac{V_0}{VFB} - 1 \right)$$
 (EQ. 5)

If the output voltage desired is 0.6V, then  $R_3$  is left unpopulated and  $R_2$  is shorted. There is a leakage current from  $V_{IN}$  to PHASE. It is recommended to preload the output with 10 $\mu A$  minimum. For better performance, add 22pF in parallel with  $R_2$  (200k $\Omega$ ). Check loop analysis before use in application.

## **Input Capacitor Selection**

The main functions for the input capacitor are to provide decoupling of the parasitic inductance and to provide a filtering function to prevent the switching current flowing back to the battery rail. At least two  $22\mu F$  X5R or X7R ceramic capacitors are a good starting point for the input capacitor selection.

## **Loop Compensation Design**

When COMP is not connected to VDD, the COMP pin is active for external loop compensation. The ISL8025, ISL8025A uses constant frequency peak current mode control architecture to achieve a fast loop transient response. An accurate current sensing pilot device in parallel with the upper MOSFET is used for peak current control signal and overcurrent protection. The inductor is not considered as a state variable since its peak current is constant, and the system becomes a single order system. It is much easier to design a type II compensator to stabilize the loop than to implement voltage mode control. Peak current mode control has an inherent input voltage feed-forward function to achieve good line regulation. Figure 50 shows the small signal model of the synchronous buck regulator.




FIGURE 50. SMALL SIGNAL MODEL OF SYNCHRONOUS BUCK REGULATOR






FIGURE 51. TYPE II COMPENSATOR

Figure 51 shows the type II compensator and its transfer function is expressed, as shown in Equation 6:

$$A_{v}(S) = \frac{\hat{v}_{comp}}{\hat{v}_{FB}} = \frac{GM \cdot R_{3}}{(C_{6} + C_{7}) \cdot (R_{2} + R_{3})} \frac{\left(1 + \frac{S}{\omega_{cz1}}\right)\left(1 + \frac{S}{\omega_{cz2}}\right)}{S\left(1 + \frac{S}{\omega_{cp1}}\right)\left(1 + \frac{S}{\omega_{cp2}}\right)} (EQ.6)$$

where,

$$\omega_{cz1} = \frac{1}{R_6 C_6}, \ \omega_{cz2} = \frac{1}{R_2 C_3}, \omega_{cp1} = \frac{C_6 + C_7}{R_6 C_6 C_7}, \omega_{cp2} = \frac{R_2 + R_3}{C_3 R_2 R_3}$$

Compensator design goal:

High DC gain

Choose Loop bandwidth fc less than 100kHz

Gain margin: >10dB

Phase margin: >40°

The compensator design procedure is as follows:

The loop gain at crossover frequency of  $f_{\text{C}}$  has a unity gain. Therefore, the compensator resistance  $R_{6}$  is determined by Equation 7.

$$R_{6} = \frac{2\pi f_{c} V_{o} C_{o} R_{t}}{GM \cdot V_{FB}} = 15.3 \times 10^{3} \cdot f_{c} V_{o} C_{o}$$
 (EQ. 7)

Where GM is the sum of the trans-conductance,  $g_m$ , of the voltage error amplifier in each phase. Compensator capacitor  $C_6$  is then given by Equation 8.

$$C_{6} = \frac{R_{o}C_{o}}{R_{6}} = \frac{V_{o}C_{o}}{I_{o}R_{6}}, C_{7} = \max(\frac{R_{c}C_{o}}{R_{6}}, \frac{1}{\pi f_{c}R_{6}})$$
 (EQ. 8)

Put one compensator pole at zero frequency to achieve high DC gain, and put another compensator pole at either ESR zero frequency or half switching frequency, whichever is lower in Equation 8. An optional zero can boost the phase margin.  $\Omega_{CZ2}$  is a zero due to  $R_2$  and  $C_3$ .

Put compensator zero 2 to 5 times f<sub>c</sub>

$$C_3 = \frac{1}{\pi f_n R_2}$$
 (EQ. 9)

Example: V<sub>IN</sub> = 5V, V<sub>0</sub> = 1.8V, I<sub>0</sub> = 5A, fs = 1MHz, R<sub>2</sub> = 200k $\Omega$ , R<sub>3</sub> = 100k $\Omega$ , C<sub>0</sub> = 2x22 $\mu$ F/3m $\Omega$ , L = 1 $\mu$ H, f<sub>c</sub> = 100kHz, then compensator resistance R<sub>6</sub>:

$$R_{6} = 15.3 \times 10^{3} \cdot 100 \, \text{kHz} \cdot 1.8 \, \text{V} \cdot 44 \, \mu \text{F} = 121 \, \text{k} \Omega \tag{EQ. 10}$$


$$C_6 = \frac{1.8 \text{V} \cdot 44 \mu \text{F}}{5 \text{A} \cdot 121 \text{K}\Omega} = 131 \text{pF}$$
 (EQ. 11)

$$C_7 = max(\frac{3m\Omega \cdot 44 \mu F}{121 k\Omega}, \frac{1}{\pi \cdot 1MHz(121 k\Omega)}) = (1pF, 2.6pF) \text{ (EQ. 12)}$$

It is also acceptable to use the closest standard values for  $C_6$  and  $C_7$ . There is approximately 3pF parasitic capacitance from  $V_{COMP}$  to GND; Therefore,  $C_7$  is optional. Use  $C_6$  = 150pF and  $C_7$  = 0PEN.

$$C_3 = \frac{1}{\pi 100 \text{kHz} \cdot 200 \text{k}\Omega} = 16 \text{pF}$$
 (EQ. 13)

Use  $C_3$  = 15pF. Note that  $C_3$  may increase the loop bandwidth from previous estimated value. Figure 52 shows the simulated voltage loop gain. It is shown that it has a 150kHz loop bandwidth with a 42° phase margin and 10dB gain margin. It may be more desirable to achieve an increased phase margin. This can be accomplished by lowering  $R_6$  by 20% to 30%.






FIGURE 52. SIMULATED LOOP GAIN

# **PCB Layout Recommendation**

The PCB layout is a very important converter design step to make sure the designed converter works well. For ISL8025, ISL8025A, the power loop is composed of the output inductor L's, the output capacitor (COUT), the PHASE pins, and the PGND pin. It is necessary to make the power loop as small as possible and the connecting traces among them should be direct, short and wide. The switching node of the converter, the PHASE pins, and the traces connected to the node are very noisy, so keep the voltage

feedback trace away from these noisy traces. The input capacitor should be placed as close as possible to the VIN pin. The ground of input and output capacitors should be connected as close as possible. The heat of the IC is mainly dissipated through the thermal pad. Maximizing the copper area connected to the thermal pad is preferable. In addition, a solid ground plane is helpful for better EMI performance. It is recommended to add at least 5 vias ground connection within the pad for the best thermal relief.

# **Revision History**

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.

DATE	REVISION	CHANGE
Jun 24, 2022	1.01	Removed About Intersil section. Removed Related Literature section. Updated links throughout the document. Updated Ordering information table to the latest format.
		Added Note 8 to Abs Max section.

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision. (Continued)


DATE	REVISION	CHANGE
December 19, 2013	1.00	Page 1: Left side, line 8 Changed From: P-Channel (45mΩ) high-side FET and N-Channel (19mΩ) To: P-Channel (36mΩ) high-side FET and N-Channel (13mΩ) Left side, line 11 Changed From: 225mV dropout voltage at 5A To: 180mV dropout voltage at 5A Right side, line 2 Changed From: P-channel 45mΩ and N-channel 19mΩ typical values To: P-channel 36mΩ and N-channel 13mΩ typical values
		Removed 6th Bullet in Features: "Complete BOM with as few as 3 external parts"
		Page 3 Updated "Pin Descriptions" for COMP pin to include the internal compensation.
		Electrical Spec Table on page 7 Changed P-Channel and N-Channel from: P-channel (VIN = 5V) TYP = $45m\Omega$ , Max = $55m\Omega$ P-channel (VIN = $2.7V$ ), TYP = $70m\Omega$ , Max = $90m\Omega$ N-channel (VIN = $5V$ ), TYP = $19m\Omega$ , Max = $25m\Omega$ N-channel (VIN = $2.7V$ ), TYP = $28m\Omega$ , Max = $37m\Omega$ To: P-channel (VIN = $5V$ ) TYP = $36m\Omega$ , Max = $41m\Omega$ P-channel (VIN = $2.7V$ ), TYP = $36m\Omega$ , Max = $41m\Omega$ P-channel (VIN = $5V$ ), TYP = $13m\Omega$ , Max = $16m\Omega$ N-channel (VIN = $17m\Omega$ ), TYP = $17m\Omega$ , Max = $17m\Omega$
		Electrical Spec Table on page 7 Compensation Error Amplifier Trans-conductance conditions changed from FSW = VIN to Internal Compensation and FSW with resistor changed to external compensation
		Resistor load is used in the test was added to conditions in "Typical Operating Performance" on page 8.
		Page 18 Left side, line 9 Changed From: typically $45m\Omega$ To: typically $36m\Omega$ Left side, line 10 Changed From: typically $19m\Omega$ To: typically $13m\Omega$ Right side, line 16 Changed from: add $15pF$ to: add $22pF$ Page 19 Right side, line 5 Changed From: $C6 = 164pF$ To: $C6 = 131pF$ Right side, line 6 Changed From: $C7 = (1pF, 2.3pF)$ To: $C7 = (1pF, 2.6pF)$ Changed the following equations Equation $7 - 17.45$ to $15.3$ Text above Equation 10 changed 4A to 5A Equation 10 changed 17.45 to $15.3$ and $138$ to $121$ Removed text that followed Equation 10 which read: It is acceptable to use $137k\Omega$ as the closest standard value for R6. Equation 11 changed 4A to 5A, $137$ to $121$ , $144$ to $164$
		Equation 12 changed 137 to 121
February 20, 2013	0.00	Initial Release





# **Package Outline Drawing**


For the most recent package outline drawing, see <u>L16.3x3D</u>.

L16.3x3D 16 Lead Thin Quad Flat No-Lead Plastic Package Rev 0, 3/10









#### NOTES:

Dimensions are in millimeters.
 Dimensions in ( ) for Reference Only.

SIDE VIEW

- 2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal  $\pm$  0.05
- 5. Tiebar shown (if present) is a non-functional feature.
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. JEDEC reference drawing: MO-220 WEED.

SEE DETAIL "X"

○ 0.08 C

// 0.10 C

#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

# **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

## **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/