

ISL8840A, ISL8841A, ISL8842A, ISL8843A, ISL8844A, ISL8845A

High Performance Industry Standard Single-Ended Current Mode PWM Controller


The ISL884xA are high performance drop-in replacements for the popular 28C4x and 18C4x PWM controllers suitable for a wide range of power conversion applications including boost, flyback, and isolated output configurations. Their fast signal propagation and output switching characteristics make them an ideal product for existing and new designs.

Features include 30V operation, low operating current, 90µA start-up current, adjustable operating frequency to 2MHz, and high peak current drive capability with 20ns rise and fall times.

PART NUMBER	RISING UVLO	MAX. DUTY CYCLE
ISL8840A	7.0	100%
ISL8841A	7.0	50%
ISL8842A	14.4V	100%
ISL8843A	8.4V	100%
ISL8844A	14.4V	50%
ISL8845A	8.4V	50%

Pinout

ISL8840A, ISL8841A, ISL8842A, ISL8843A, ISL8844A, ISL8845A (8 LD SOIC, MSOP) TOP VIEW



Features

- 1A MOSFET gate driver
- 90μA start-up current, 125μA maximum
- · 35ns propagation delay current sense to output
- · Fast transient response with peak current mode control
- 30V operation
- Adjustable switching frequency to 2MHz
- · 20ns rise and fall times with 1nF output load
- Trimmed timing capacitor discharge current for accurate deadtime/maximum duty cycle control
- 1.5MHz bandwidth error amplifier
- Tight tolerance voltage reference over line, load and temperature
- · ±3% current limit threshold
- · Pb-free plus anneal available and ELV, WEEE, RoHS Compliant

Applications

- · Telecom and datacom power
- · Wireless base station power
- · File server power
- · Industrial power systems
- · PC power supplies
- · Isolated buck and flyback regulators
- Boost regulators

Contents

Ordering Information	3
Functional Block Diagram	5
Typical Application - 48V Input Dual Output Flyback	6
Typical Application - Boost Converter	7
Absolute Maximum Ratings	8
Thermal Information	8
Operating Conditions	8
Electrical Specifications	8
ISL884xAA	
ISL884xAM	
Typical Performance Curves	12
Pin Descriptions	13
Functional Description	13
Features	13
Oscillator	
Soft-Start Operation	
Gate Drive	
Fault Conditions	
Ground Plane Requirements	
References	15
Revision History	16
Package Outline Drawings	17

Ordering Information


PART NUMBER (Notes 1, 2)	PART MARKING	PACKAGE DESCRIPTION (RoHS Compliant)	PKG. DWG.#	CARRIER TYPE (Note 3)	TEMP. RANGE	
ISL8840AABZ	8840	8 Ld SOIC	M8.15	Tube	-40 to +105°C	
SL8840AABZ-T	AABZ			Reel, 2.5k		
ISL8840AAUZ	40AAZ	8 Ld MSOP	M8.118	Tube	-40 to +105°C	
ISL8840AAUZ-T				Reel, 2.5k		
ISL8840AMUZ-T	40AMZ	8 Ld MSOP	M8.118	Reel, 2.5k	-55 to +125°C	
SL8841AMBZ	8841	8 Ld SOIC	M8.15	Tube	-55 to +125°C	
SL8841AMBZ-T	AMBZ			Reel, 2.5k		
SL8841AMUZ	41AMZ	8 Ld MSOP	M8.118	Tube	-55 to +125°C	
SL8841AMUZ-T				Reel, 2.5k		
SL8842AABZ	8842	8 Ld SOIC	M8.15	Tube	-40 to +105°C	
SL8842AABZ-T	AABZ			Reel, 2.5k		
SL8842AAUZ	42AAZ	8 Ld MSOP	M8.118	Tube	-40 to +105°C	
SL8842AAUZ-T				Reel, 2.5k		
SL8842AMBZ	8842	8 Ld SOIC	M8.15	Tube	-55 to +125°C	
SL8842AMBZ-T	AMBZ			Reel, 2.5k		
SL8842AMUZ	42AMZ	8 Ld MSOP	M8.118	Tube	-55 to +125°C	
SL8842AMUZ-T				Reel, 2.5k		
SL8843AABZ	8843	8 Ld SOIC	M8.15	Tube	-40 to +105°C	
SL8843AABZ-T	AABZ			Reel, 2.5k		
SL8843AAUZ	43AAZ	8 Ld MSOP	M8.118	Tube	-40 to +105°C	
SL8843AAUZ-T				Reel, 2.5k		
SL8843AMBZ	8843	8 Ld SOIC	M8.15	Tube	-55 to +125°C	
SL8843AMBZ-T	AMBZ			Reel, 2.5k		
SL8843AMUZ	43AMZ	8 Ld MSOP	M8.118	Tube	-55 to +125°C	
SL8843AMUZ-T				Reel, 2.5k		
SL8844AABZ	8844	8 Ld SOIC	M8.15	Tube	-40 to +105°C	
SL8844AABZ-T	AABZ			Reel, 2.5k		
SL8844AAUZ	44AAZ	8 Ld MSOP	M8.118	Tube	-40 to +105°C	
SL8844AAUZ-T				Reel, 2.5k		
SL8844AMBZ	8844	8 Ld SOIC	M8.15	Tube	-55 to +125°C	
SL8844AMBZ-T	AMBZ	AMBZ		Reel, 2.5k		
SL8844AMUZ	44AMZ	8 Ld MSOP	M8.118	Tube	-55 to +125°C	
SL8844AMUZ-T				Reel, 2.5k		

Page 3 of 18


PART NUMBER (Notes 1, 2)	PART MARKING	PACKAGE DESCRIPTION (RoHS Compliant)	PKG. DWG.#	CARRIER TYPE (Note 3)	TEMP. RANGE
ISL8845AABZ	8845	8 Ld SOIC	M8.15	Tube	-40 to +105°C
ISL8845AABZ-T	AABZ			Reel, 2.5k	
ISL8845AAUZ	45AAZ	8 Ld MSOP	M8.118	Tube	-40 to +105°C
ISL8845AAUZ-T				Reel, 2.5k	
ISL8845AMBZ	8845	8 Ld SOIC	M8.15	Tube	-55 to +125°C
ISL8845AMBZ-T	AMBZ			Reel, 2.5k	
ISL8845AMUZ	45AMZ	8 Ld MSOP	M8.118	Tube	-55 to +125°C
ISL8845AMUZ-T				Reel, 2.5k	

- These Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin
 plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Pb-free
 products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J-STD-020.
- 2. For Moisture Sensitivity Level (MSL), see the ISL8840A, ISL8841A, ISL8842A, ISL8843A, ISL8844A, ISL8845A, product pages. For more information about MSL, see TB363.
- 3. Refer to TB347 for details about reel specifications.

Functional Block Diagram




Typical Application - 48V Input Dual Output Flyback



ISL8840A, ISL8841A, ISL8842A,

ISL8843A, ISL8844A, ISL8845A

Typical Application - Boost Converter



ISL8840A, ISL8841A, ISL8842A, ISL8843A, ISL8844A, ISL8845A

Absolute Maximum Ratings

$ \begin{array}{llllllllllllllllllllllllllllllllllll$
ESD Classification
Human Body Model (Per JESD22-A114C.01)
Machine Model (Per EIA/JESD22-A115-A)
Charged Device Model (Per JESD22-C191-A)

Thermal Information

Thermal Resistance (Typical, Note 4)	θ _{JA} (°C/W)
SOIC Package	100
MSOP Package	
Maximum Junction Temperature	
Maximum Storage Temperature Range65	°C to +150°C
Maximum Lead Temperature (Soldering 10s)	+300°C
(SOIC, MSOP - Lead Tips Only)	

Operating Conditions

Temperature Range	
ISL884xAAxZ	40°C to +105°C
ISL884xAMxZ	55°C to +125°C
Supply Voltage Range (Typical, Note 5)	
ISL884xA	9V to 30V

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

+150°C max junction temperature is intended for short periods of time to prevent shortening the lifetime. Constantly operated at +150°C may shorten the life of the part.

NOTES

- 4. θJA is measured with the component mounted on a high effective thermal conductivity test board in free air. See Technical Brief TB379 for details.
- 5. All voltages are with respect to GND.

Electrical Specifications

ISL884xAA

Recommended operating conditions unless otherwise noted. Refer to Block Diagram and Typical Application schematic on page 5 and page 6. V_{DD} = 15V, R_T = 10k Ω , C_T = 3.3nF, T_A = -40 to +105°C (Note 6). Typical values are at T_A = +25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
UNDERVOLTAGE LOCKOUT					
START Threshold (ISL8840A, ISL8841A)		6.5	7.0	7.5	V
START Threshold (ISL8843A, ISL8845A)		8.0	8.4	9.0	V
START Threshold (ISL8842A, ISL8844A)	(Note 9)	13.3	14.3	15.3	V
STOP Threshold (ISL8840A, ISL8841A)		6.1	6.6	6.9	V
STOP Threshold (ISL8843A, ISL8845A)		7.3	7.6	8.0	V
STOP Threshold (ISL8842A, ISL8844A)		8.0	8.8	9.6	V
Hysteresis (ISL8840A, ISL8841A)		-	0.4	-	V
Hysteresis (ISL8843A, ISL8845A)		-	0.8	-	V
Hysteresis (ISL8842A, ISL8844A)		-	5.4	-	V
Startup Current, I _{DD}	V _{DD} < START Threshold	-	90	125	μΑ
Operating Current, I _{DD}	(Note 7)	-	2.9	4.0	mA
Operating Supply Current, I _D	Includes 1nF GATE loading	-	4.75	5.5	mA
REFERENCE VOLTAGE					
Overall Accuracy	Over line (V _{DD} = 12V to 30V), load, temperature	4.925	5.000	5.050	V
Long Term Stability	T _A = +125°C, 1000 hours (Note 8)	-	5	-	mV
Current Limit, Sourcing		-20	-	-	mA
Current Limit, Sinking		5	-	-	mA
CURRENT SENSE				•	•
Input Bias Current	V _{CS} = 1V	-1.0	-	1.0	μА



Recommended operating conditions unless otherwise noted. Refer to Block Diagram and Typical Application schematic on page 5 and page 6. V_{DD} = 15V, R_T = 10k Ω , C_T = 3.3nF, T_A = -40 to +105°C (Note 6). Typical values are at T_A = +25°C (Continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
CS Offset Voltage	V _{CS} = 0V (Note 8)	95	100	105	mV
COMP to PWM Comparator Offset Voltage	V _{CS} = 0V (Note 8)	0.80	1.15	1.30	V
Input Signal, Maximum		0.97	1.00	1.03	V
Gain, $A_{CS} = \Delta V_{COMP}/\Delta V_{CS}$	0 < V _{CS} < 910mV, V _{FB} = 0V	2.5	3.0	3.5	V/V
CS to OUT Delay		-	35	55	ns
ERROR AMPLIFIER			1	1	
Open Loop Voltage Gain	(Note 8)	60	90	-	dB
Unity Gain Bandwidth	(Note 8)	1.0	1.5	-	MHz
Reference Voltage	V _{FB} = V _{COMP}	2.475	2.500	2.530	V
FB Input Bias Current	V _{FB} = 0V	-1.0	-0.2	1.0	μА
COMP Sink Current	V _{COMP} = 1.5V, V _{FB} = 2.7V	1.0	4.86	-	mA
COMP Source Current	V _{COMP} = 1.5V, V _{FB} = 2.3V	-0.4	-0.58	-	mA
COMP VOH	V _{FB} = 2.3V	4.80	-	VREF	V
COMP VOL	V _{FB} = 2.7V	0.4	-	1.0	V
PSRR	Frequency = 120Hz, V _{DD} = 12V to 30V (Note 8)	60	80	-	dB
OSCILLATOR			1	1	
Frequency Accuracy	Initial, T _A = +25°C	48	51	53	kHz
Frequency Variation with V _{DD}	T _A = +25°C, (f _{30V} - f _{10V})/f _{30V}	-	0.2	1.0	%
Temperature Stability	(Note 8)	-	-	5	%
Amplitude, Peak to Peak	Static Test	-	1.75	-	V
RTCT Discharge Voltage (Valley Voltage)	Static Test	-	1.0	-	V
Discharge Current	RTCT = 2.0V	6.5	7.8	8.5	mA
ОUТРUТ				1	
Gate VOH	V _{DD} to OUT, I _{OUT} = -200mA	-	1.0	2.0	V
Gate VOL	OUT to GND, I _{OUT} = 200mA	-	1.0	2.0	V
Peak Output Current	C _{OUT} = 1nF (Note 8)	-	1.0	-	А
Rise Time	C _{OUT} = 1nF (Note 8)	-	20	40	ns
Fall Time	C _{OUT} = 1nF (Note 8)	-	20	40	ns
GATE VOL UVLO Clamp Voltage	VDD = 5V, I _{LOAD} = 1mA	-	-	1.2	V
PWM				1	
Maximum Duty Cycle (ISL8840A, ISL8842A, ISL8843A)	COMP = VREF	94.0	96.0	-	%
Maximum Duty Cycle (ISL8841A, ISL8844A, ISL8845A)	COMP = VREF	47.0	48.0	-	%
Minimum Duty Cycle	COMP = GND	-	-	0	%

- 6. Specifications at -40°C and +105°C are guaranteed by +25°C test with margin limits.
- 7. This is the V_{DD} current consumed when the device is active but not switching. Does not include gate drive current.
- 8. These parameters, although guaranteed, are not 100% tested in production.
- 9. Adjust V_{DD} above the start threshold and then lower to 15V.



ISL884xAM

Recommended operating conditions unless otherwise noted. Refer to Block Diagram and Typical Application schematic. V_{DD} = 15V, RT = 10k Ω , CT = 3.3nF, T_A = -55 to +125°C (Note 10), Typical values are at T_A = +25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
UNDERVOLTAGE LOCKOUT			1	'	
START Threshold (ISL8840A, ISL8841A)		6.5	7.0	7.5	V
START Threshold (ISL8843A, ISL8845A)		8.0	8.4	9.0	V
START Threshold (ISL8842A, ISL8844A)	(Note 13)	13.3	14.3	15.3	V
STOP Threshold (ISL8840A, ISL8841A)		6.1	6.6	6.9	V
STOP Threshold (ISL8843A, ISL8845A)		7.3	7.6	8.0	V
STOP Threshold (ISL8842A, ISL8844A)		8.0	8.8	9.6	V
Hysteresis (ISL8840A, ISL8841A)		-	0.4	-	V
Hysteresis (ISL8843A, ISL8845A)		-	0.8	-	V
Hysteresis (ISL8842A, ISL8844A)		-	5.4	-	V
Startup Current, I _{DD}	V _{DD} < START Threshold	-	90	125	μА
Operating Current, I _{DD}	(Note 11)	-	2.9	4.0	mA
Operating Supply Current, I _D	Includes 1nF GATE loading	-	4.75	5.5	mA
REFERENCE VOLTAGE			1	1	1
Overall Accuracy	Over line (V _{DD} = 12V to 30V), load, temperature	4.900	5.000	5.050	V
Long Term Stability	T _A = +125°C, 1000 hours (Note 12)	-	5	-	mV
Current Limit, Sourcing		-20	-	-	mA
Current Limit, Sinking		5	-	-	mA
CURRENT SENSE					
Input Bias Current	V _{CS} = 1V	-1.0	-	1.0	μА
CS Offset Voltage	V _{CS} = 0V (Note 12)	95	100	105	mV
COMP to PWM Comparator Offset Voltage	V _{CS} = 0V (Note 12)	0.80	1.15	1.30	V
Input Signal, Maximum		0.97	1.00	1.03	V
Gain, $A_{CS} = \Delta V_{COMP} / \Delta V_{CS}$	0 < V _{CS} < 910mV, V _{FB} = 0V	2.5	3.0	3.5	V/V
CS to OUT Delay		-	35	60	ns
ERROR AMPLIFIER			1	1	1
Open Loop Voltage Gain	(Note 12)	60	90	-	dB
Unity Gain Bandwidth	(Note 12)	1.0	1.5	-	MHz
Reference Voltage	V _{FB} = V _{COMP}	2.460	2.500	2.535	V
FB Input Bias Current	V _{FB} = 0V	-1.0	-0.2	1.0	μА
COMP Sink Current	V _{COMP} = 1.5V, V _{FB} = 2.7V	1.0	4.86	-	mA
COMP Source Current	V _{COMP} = 1.5V, V _{FB} = 2.3V	-0.4	-0.58	-	mA
COMP VOH	V _{FB} = 2.3V	4.80	-	VREF	V
COMP VOL	V _{FB} = 2.7V	0.4	-	1.0	V
PSRR	Frequency = 120Hz, V _{DD} = 12V to 30V (Note 12)	60	80	-	dB
OSCILLATOR			*		
Frequency Accuracy	Initial, T _A = +25°C	48	51	53	kHz
Frequency Variation with V _{DD}	$T_A = +25^{\circ}C$, $(f_{30V} - f_{10V})/f_{30V}$	-	0.2	1.0	%
Temperature Stability	(Note 12)	-	-	5	%



Recommended operating conditions unless otherwise noted. Refer to Block Diagram and Typical Application schematic. V_{DD} = 15V, RT = 10k Ω , CT = 3.3nF, T_A = -55 to +125°C (Note 10), Typical values are at T_A = +25°C (Continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Amplitude, Peak to Peak	Static Test	-	1.75	-	V
RTCT Discharge Voltage (Valley Voltage)	Static Test	-	1.0	-	V
Discharge Current	RTCT = 2.0V	6.2	8.0	8.5	mA
ОUТРUТ					
Gate VOH	V _{DD} - OUT, I _{OUT} = -200mA	-	1.0	2.0	V
Gate VOL	OUT - GND, I _{OUT} = 200mA	-	1.0	2.0	V
Peak Output Current	C _{OUT} = 1nF (Note 12)	-	1.0	-	Α
Rise Time	C _{OUT} = 1nF (Note 12)	-	20	40	ns
Fall Time	C _{OUT} = 1nF (Note 12)	-	20	40	ns
GATE VOL UVLO Clamp Voltage	V _{DD} = 5V, I _{LOAD} = 1mA	-	-	1.2	V
PWM					
Maximum Duty Cycle (ISL8840A, ISL8842A, ISL8843A)	COMP = VREF	94.0	96.0	-	%
Maximum Duty Cycle (ISL8841A, ISL8844A, ISL8845A)	COMP = VREF	47.0	48.0	-	%
Minimum Duty Cycle	COMP = GND	-		0	%

- 10. Specifications at -55°C and +125°C are guaranteed by +25°C test with margin limits.
- 11. This is the V_{DD} current consumed when the device is active but not switching. Does not include gate drive current.
- 12. These parameters, although guaranteed, are not 100% tested in production.
- 13. Adjust V_{DD} above the start threshold and then lower to 15V.

Typical Performance Curves




FIGURE 1. FREQUENCY vs TEMPERATURE




FIGURE 3. EA REFERENCE vs TEMPERATURE




FIGURE 2. REFERENCE VOLTAGE vs TEMPERATURE




FIGURE 4. RESISTANCE FOR CT CAPACITOR VALUES GIVEN

Pin Descriptions

RTCT - This is the oscillator timing control pin. The operational frequency and maximum duty cycle are set by connecting a resistor, RT, between VREF and this pin and a timing capacitor, CT, from this pin to GND. The oscillator produces a sawtooth waveform with a programmable frequency range up to 2.0MHz. The charge time, $t_{\rm C}$, the discharge time, $t_{\rm D}$, the switching frequency, f, and the maximum duty cycle, Dmax, can be approximated from the following equations:

$$t_{C} \approx 0.533 \cdot RT \cdot CT$$
 (EQ. 1)

$$t_D \approx -RT \cdot CT \cdot In \left(\frac{0.008 \cdot RT - 3.83}{0.008 \cdot RT - 1.71} \right) \tag{EQ. 2}$$

$$f = 1/(t_C + t_D)$$
 (EQ. 3)

$$D = t_C \cdot f \tag{EQ. 4}$$

The formulae have increased error at higher frequencies due to propagation delays. Figure 4 may be used as a guideline in selecting the capacitor and resistor values required for a given frequency.

COMP - COMP is the output of the error amplifier and the input of the PWM comparator. The control loop frequency compensation network is connected between the COMP and FB pins.

FB - The output voltage feedback is connected to the inverting input of the error amplifier through this pin. The non-inverting input of the error amplifier is internally tied to a reference voltage.

 $\mbox{\bf CS}$ - This is the current sense input to the PWM comparator. The range of the input signal is nominally 0V to 1.0V and has an internal offset of 100mV.

GND - GND is the power and small signal reference ground for all functions.

 ${\bf OUT}$ - This is the drive output to the power switching device. It is a high current output capable of driving the gate of a power MOSFET with peak currents of 1.0A. This GATE output is actively held low when ${\bf V}_{DD}$ is below the UVLO threshold.

 ${
m V_{DD}}$ - ${
m V_{DD}}$ is the power connection for the device. The total supply current will depend on the load applied to OUT. Total ${
m I_{DD}}$ current is the sum of the operating current and the average output current. Knowing the operating frequency, f, and the MOSFET gate charge, Qg, the average output current can be calculated from:

$$I_{OUT} = Qg \times f$$
 (EQ. 5)

To optimize noise immunity, bypass V_{DD} to GND with a ceramic capacitor as close to the V_{DD} and GND pins as possible.

VREF - The 5.00V reference voltage output. +1.0/-1.5% tolerance over line, load and operating temperature. Bypass to GND with a $0.1\mu F$ to $3.3\mu F$ capacitor to filter this output as needed.

Functional Description

Features

The ISL884xA current mode PWM makes an ideal choice for low-cost flyback and forward topology applications. With its greatly improved performance over industry standard parts, it is the obvious choice for new designs or existing designs which require updating.

Oscillator

The ISL884xA has a sawtooth oscillator with a programmable frequency range to 2MHz, which can be programmed with a resistor from VREF and a capacitor to GND on the RTCT pin. (Please refer to Figure 4 for the resistor and capacitance required for a given frequency.)

Soft-Start Operation

Soft-start must be implemented externally. One method, illustrated below, clamps the voltage on COMP.




FIGURE 5. SOFT-START

The COMP pin is clamped to the voltage on capacitor C1 plus a base-emitter junction by transistor Q1. C1 is charged from VREF through resistor R1 and the base current of Q1. At power-up C1 is fully discharged, COMP is at ~0.7V, and the duty cycle is zero. As C1 charges, the voltage on COMP increases, and the duty cycle increases in proportion to the voltage on C1. When COMP reaches the steady state operating point, the control loop takes over and soft start is complete. C1 continues to charge up to VREF and no longer affects COMP. During power down, diode D1 quickly discharges C1 so that the soft start circuit is properly initialized prior to the next power on sequence.

Gate Drive

The ISL884xA is capable of sourcing and sinking 1A peak current. To limit the peak current through the IC, an optional external resistor may be placed between the totem-pole output



of the IC (OUT pin) and the gate of the MOSFET. This small series resistor also damps any oscillations caused by the resonant tank of the parasitic inductances in the traces of the board and the FET's input capacitance.

Slope Compensation

For applications where the maximum duty cycle is less than 50%, slope compensation may be used to improve noise immunity, particularly at lighter loads. The amount of slope compensation required for noise immunity is determined empirically, but is generally about 10% of the full scale current feedback signal. For applications where the duty cycle is greater than 50%, slope compensation is required to prevent instability.

Slope compensation may be accomplished by summing an external ramp with the current feedback signal or by subtracting the external ramp from the voltage feedback error signal. Adding the external ramp to the current feedback signal is the more popular method.

From the small signal current-mode model [1] it can be shown that the naturally-sampled modulator gain, Fm, without slope compensation, is in Equation 6.

$$Fm = \frac{1}{SnTsw}$$
 (EQ. 6)

where Sn is the slope of the sawtooth signal and Tsw is the duration of the half-cycle. When an external ramp is added, the modulator gain becomes:

$$Fm = \frac{1}{(Sn + Se)Tsw} = \frac{1}{m_c SnTsw}$$
 (EQ. 7)

where Se is slope of the external ramp and

$$m_c = 1 + \frac{Se}{Sn}$$
 (EQ. 8)

The criteria for determining the correct amount of external ramp can be determined by appropriately setting the damping factor of the double-pole located at the switching frequency. The double-pole will be critically damped if the Q-factor is set to 1, over-damped for Q < 1, and under-damped for Q > 1. An under-damped condition may result in current loop instability.

$$Q = \frac{1}{\pi(m_c(1-D) - 0.5)}$$
 (EQ. 9)

where D is the percent of on time during a switching cycle. Setting Q = 1 and solving for Se yields

$$S_e = S_n \left(\left(\frac{1}{\pi} + 0.5 \right) \frac{1}{1 - D} - 1 \right)$$
 (EQ. 10)

Since Sn and Se are the on time slopes of the current ramp and the external ramp, respectively, they can be multiplied by t_{ON} to obtain the voltage change that occurs during t_{ON} .

$$V_e = V_n \left(\left(\frac{1}{\pi} + 0.5 \right) \frac{1}{1 - D} - 1 \right)$$
 (EQ. 11)

where Vn is the change in the current feedback signal (ΔI) during the on time and Ve is the voltage that must be added by the external ramp.

For a flyback converter, Vn can be solved for in terms of input voltage, current transducer components, and primary inductance, yielding

$$V_{e} = \frac{D \cdot T_{SW} \cdot V_{IN} \cdot R_{CS}}{L_{p}} \left(\left(\frac{1}{\pi} + 0.5 \right) \frac{1}{1 - D} - 1 \right) \qquad V \tag{EQ. 12}$$

where R_{CS} is the current sense resistor, f_{sw} is the switching frequency, L_p is the primary inductance, V_{IN} is the minimum input voltage, and D is the maximum duty cycle.

The current sense signal at the end of the ON time for CCM operation is:

$$V_{CS} = \frac{N_S \cdot R_{CS}}{N_P} \left(I_O + \frac{(1-D) \cdot V_O \cdot f_{sw}}{2L_s} \right) \qquad V \tag{EQ. 13}$$

where V_{CS} is the voltage across the current sense resistor, L_s is the secondary winding inductance, and I_O is the output current at current limit. Equation 13 assumes the voltage drop across the output rectifier is negligible.

Since the peak current limit threshold is 1.00V, the total current feedback signal plus the external ramp voltage must sum to this value when the output load is at the current limit threshold.

$$V_{e} + V_{CS} = 1$$
 (EQ. 14)

Substituting Equations 12 and 13 into Equation 14 and solving for R_{CS} yields

$$R_{CS} = \frac{1}{\frac{D \cdot f_{sw} \cdot V_{IN}}{L_{p}} \cdot \left(\frac{\frac{1}{\pi} + 0.5}{1 - D} - 1\right) + \frac{N_{s}}{N_{p}} \cdot \left(I_{O} + \frac{(1 - D) \cdot V_{O} \cdot f_{sw}}{2L_{s}}\right)}$$
(EQ. 15)

Adding slope compensation is accomplished in the ISL884xA using an external buffer transistor and the RTCT signal. A typical application sums the buffered RTCT signal with the current sense feedback and applies the result to the CS pin as shown in Figure 6.




FIGURE 6. SLOPE COMPENSATION

Assuming the designer has selected values for the RC filter (R_6 and C_4) placed on the CS pin, the value of R_9 required to add the appropriate external ramp can be found by superposition.

$$V_{e} = \frac{2.05D \cdot R_{6}}{R_{6} + R_{9}} \qquad V \tag{EQ. 16}$$

The factor of 2.05 in Equation 16 arises from the peak amplitude of the sawtooth waveform on RTCT minus a base-emitter junction drop. That voltage multiplied by the maximum duty cycle is the voltage source for the slope compensation. Rearranging to solve for R_9 yields:

The value of R_{CS} determined in Equation 15 must be rescaled so that the current sense signal presented at the CS pin is that predicted by Equation 13. The divider created by R $_6$ and R $_9$ makes this necessary.

$$R'_{CS} = \frac{R_6 + R_9}{R_q} \cdot R_{CS}$$
 (EQ. 18)

Example:

V_{IN} = 12V

 $V_O = 48V$

 $L_{s} = 800 \mu H$

Ns/Np = 10

 $Lp = 8.0 \mu H$

 $I_{O} = 200 \text{mA}$

Switching Frequency, f_{sw} = 200kHz

Duty Cycle, D = 28.6%

 $R_6 = 499\Omega$

Solve for the current sense resistor, R_{CS}, using Equation 15.

 $R_{CS} = 295 m\Omega$

Determine the amount of voltage, Ve, that must be added to the current feedback signal using Equation 12.

Ve = 92.4mV

Using Equation 17, solve for the summing resistor, R_9 , from CT to CS.

 $R_9 = 2.67 k\Omega$

Determine the new value of R_{CS} (R'_{CS}) using Equation 18.

 $R'_{CS} = 350 m\Omega$

Additional slope compensation may be considered for design margin. The above discussion determines the minimum external ramp that is required. The buffer transistor used to create the external ramp from RTCT should have a sufficiently high gain (>200) so as to minimize the required base current. Whatever base current is required reduces the charging current into RTCT and will reduce the oscillator frequency.

Fault Conditions

A Fault condition occurs if VREF falls below 4.65V. When a Fault is detected OUT is disabled. When VREF exceeds 4.80V, the Fault condition clears, and OUT is enabled.

Ground Plane Requirements

Careful layout is essential for satisfactory operation of the device. A good ground plane must be employed. A unique section of the ground plane must be designated for high di/dt currents associated with the output stage. V_{DD} should be bypassed directly to GND with good high frequency capacitors.

References

[1] Ridley, R., "A New Continuous-Time Model for Current Mode Control", IEEE Transactions on Power Electronics, Vol. 6, No. 2, April 1991.



Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.


DATE	REVISION	CHANGE
May 23, 2024	4.00	Updated ordering information table. Added COMP Sink Current and COMP Source Current typical values in the EC tables. Updated POD M8.15 to the latest version. Updated POD M8.118 to the latest version. Added Revision History section.

Package Outline Drawings

For the most recent package outline drawing, see M8.15.

M8.15

8 Lead Narrow Body Small Outline Plastic Package Rev 7, 9/2023





Notes:


- 1. Dimensionlong and tolerancing conform to ASME Y14.5M-1994.
- Package length does not include mold flash, protrusion or gate burrs.Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch per side.
- Package width does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 4. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- Terminal numbers are shown for reference only.
- The lead width as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch)
- 7. Controlling dimension: MILLIMETER. Converted inch dimension are not necessarily exact.
- 8. This outline conforms to JEDEC publication MS-012-AA ISSUE C.

For the most recent package outline drawing, see M8.118.


M8.118 8 Lead Mini Small Outline Plastic Package Rev 5, 5/2021








DETAIL "X"





TYPICAL RECOMMENDED LAND PATTERN

- 1. Dimensions are in millimeters.
- 2. Dimensioning and tolerancing conform to JEDEC MO-187-AA and AMSEY14.5m-1994.
- Plastic or metal protrusions of 0.15mm max per side are not included.
- 4. Plastic interlead protrusions of 0.15mm max per side are not included.
- 5. Dimensions are measured at Datum Plane "H".
- 6. Dimensions in () are for reference only.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.