RENESAS

LOW DRIVE 3.3 VOLT VCXO

Description

The MK3727H is a low drive, low cost, single output 3.3 Volt VCXO and PLL clock synthesizers designed to replace expensive VCXOs and crystals. The patented on-chip Voltage Controlled Crystal Oscillator accepts a 0 to 3.3 V input voltage to cause the output clocks to vary by \pm 115 ppm minimum. Using our analog Phase Locked Loop (PLL) techniques, the devices uses an external, fundamental mode 13.5 MHz pullable crystal input to produce output clocks of 27 MHz. The drive parameters are optimized for low EMI.

The frequency of the on-chip VCXO is adjusted by an external control voltage input into pin VIN. Because VIN is a high-impedance input, it can be driven directly from an PWM RC integrator circuit.

Features

- Packaged in 8-pin SOIC
- Operating voltage of 3.3 V (±5%)
- Single pullable output clock of 24 to 36 MHz
- Uses a fundamental mode 12 to 18 MHz pullable crystal

MK3727H

- On-chip patented VCXO with pull range of 230 ppm (minimum)
- VCXO tuning voltage of 0 to 3.3 V
- Low-drive output stage to reduce EMI
- Advanced, low-power, sub-micron CMOS process
- RoHS 5 (green) or RoHS 6 (green and lead free) compliant package



Block Diagram

1

Pin Assignment



Pin Descriptions

Pin Number	Pin Name	Pin Type	Pin Description
1	X1	Input	Crystal connection. Connect to a 12 to 18 MHz external pullable crystal.
2	VDD	Power	Connect to +3.3 V.
3	VIN	Input	Voltage input to VCXO. 0 to 3.3 V analog input which controls the oscillation frequency of the VCXO.
4	GND	Input	Connect to ground.
5	CLK	Output	VCXO clock output; 2x input frequency.
6	NC	—	No connect. Do not connect to anything.
7	GND	Input	Connect to ground.
8	X2	Output	Crystal connection. Connect to a 12 to 18 MHz external pullable crystal.

External Component Selection

The MK3727H requires a minimum number of external components for proper operation.

Decoupling Capacitor

A decoupling capacitor of 0.01μ F must be connected between VDD (pin 2) and GND (pin 4 & 7), as close to these pins as possible. For optimum device performance, the decoupling capacitor should be mounted on the component side of the PCB. Avoid the use of vias in the decoupling circuit.

Series Termination Resistor

Use series termination when the PCB trace between the clock outputs and the loads are over 1 inch. To series terminate a 50Ω trace (a commonly used trace impedance), place a 33Ω resistor in series with the clock line, as close to the clock output pin as possible. The nominal impedance of the clock output is 20Ω

Quartz Crystal

The MK3727H VCXO function consists of the external crystal and the integrated VCXO oscillator circuit. To assure the best system performance (frequency pull range) and reliability, a crystal device with the recommended parameters (as described in application note MAN05) must be used, and the layout guidelines discussed in the following section must be followed.

The frequency of oscillation of a quartz crystal is determined by its "cut" and by the load capacitors connected to it. The MK3727H incorporates on-chip variable load capacitors that "pull" (change) the frequency of the crystal. The crystal specified for use with the MK3727H is designed to have zero frequency error when the total of on-chip + stray capacitance is 14 pF.

The external crystal must be connected as close to the chip as possible and should be on the same side of the PCB as the MK3727H. There should be no vias between the crystal pins and the X1 and X2 device pins. There should be no signal traces underneath or close to the crystal.

Crystal Tuning Load Capacitors

The crystal traces should include pads for small fixed capacitors, one between X1 and ground, and another between X2 and ground. Stuffing of these capacitors on the PCB is optional. The need for these capacitors is determined at system prototype evaluation, and is influenced by the particular crystal used (manufacture and frequency) and by PCB layout. The typical required capacitor value is 1 to 4 pF.

To determine the need for and value of the crystal adjustment capacitors, you will need a PC board of your final layout, a frequency counter capable of about 1 ppm resolution and accuracy, two power supplies, and some samples of the crystals which you plan to use in production, along with measured initial accuracy for each crystal at the specified crystal load capacitance, CL.

To determine the value of the crystal capacitors:

1. Connect VDD of the MK3727H to 3.3 V. Connect pin 3 of the MK3727H to the second power supply. Adjust the voltage on pin 3 to 0V. Measure and record the frequency of the CLK output.

2. Adjust the voltage on pin 3 to 3.3 V. Measure and record the frequency of the same output.

To calculate the centering error:

Error =
$$10^{6} x \left[\frac{(f_{3.0V} - f_{target}) + (f_{0V} - f_{target})}{f_{target}} \right] - error_{xtal}$$

Where:

f_{target} = nominal crystal frequency

 $\operatorname{error}_{\operatorname{xtal}}$ =actual initial accuracy (in ppm) of the crystal being measured

If the centering error is less than ± 25 ppm, no adjustment is needed. If the centering error is more than 25 ppm negative, the PC board has excessive stray capacitance and a new PCB layout should be considered to reduce stray capacitance. (Alternately, the crystal may be re-specified to a higher load capacitance. Contact IDT for details.) If the centering error is more than 25 ppm positive, add identical fixed centering capacitors from each crystal pin to ground. The value for each of these caps (in pF) is given by:

External Capacitor =

2 x (centering error)/(trim sensitivity)

Trim sensitivity is a parameter which can be supplied by your crystal vendor. If you do not know the value, assume it is 30 ppm/pF. After any changes, repeat the measurement to verify that the remaining error is acceptably low (typically

Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the MK3727H. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

less than ±25 ppm).

Item	Rating
Supply Voltage, VDD	7 V
All Inputs and Outputs	-0.5 V to VDD+0.5 V
Ambient Operating Temperature	0 to +70° C
Storage Temperature	-65 to +150° C
Soldering Temperature	260° C

Recommended Operation Conditions

Parameter	Min.	Тур.	Max.	Units
Ambient Operating Temperature	0		+70	°C
Power Supply Voltage (measured in respect to GND)	+3.13		+3.46	V
Reference crystal parameters		Refer to	MAN05	

DC Electrical Characteristics

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		3.13		3.46	V
Output High Voltage	V _{OH}	I _{OH} = -8 mA	2.4			V
Output Low Voltage	V _{OL}	I _{OL} = 8 mA			0.5	V
Output High Voltage (CMOS Level)	V _{OH}	I _{OH} = -4 mA	VDD-0.4			V
Operating Supply Current	IDD	No load		10		mA
Short Circuit Current	I _{OS}			±25		mA
VIN, VCXO Control Voltage	VIA		0		3.3	V
Nominal output impedance	Z _{OUT}			20		Ω

VDD=3.3 V \pm 5% , Ambient temperature 0 to $+70^{\circ}$ C, unless stated otherwise

AC Electrical Characteristics

VDD = 3.3 V ±5%, Ambient Temperature 0 to +70° C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Crystal Pullability	F _P	0V <u><</u> VIN <u><</u> 3.3 V, Note 1	<u>+</u> 115			ppm
VCXO Gain		VIN = VDD/2 <u>+</u> 1 V, Note 1		120		ppm/V
Output Rise Time	t _{OR}	0.3 to 3.0 V, C _L =10 pF		3.0		ns
Output Fall Time	t _{OF}	3.0 to 0.3 V, C _L =10 pF		3.0		ns
Output Clock Duty Cycle	t _D	Measured at VDD/2, C _L =10 pF	45		55	%
Maximum Output Jitter, short term	tj	C _L =10 pF		±100		ps

Note 1: External crystal device must conform with Pullable Crystal Specifications listed in MAN05.

Thermal Characteristics

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Thermal Resistance Junction to	θ_{JA}	Still air		150		° C/W
Ambient	θ_{JA}	1 m/s air flow		140		° C/W
	θ_{JA}	3 m/s air flow		120		° C/W
Thermal Resistance Junction to Case	θ_{JC}			40		° C/W

Inches

Max

.0688

.0098

.020

.0098

.1968

.1574

.2440

.020

.050

8°

0.050 BASIC

Min

.0532

.0040

.013

.0075

.2284

.010

.016

0°

Package Outline and Package Dimensions (8-pin SOIC, 150 Mil. Narrow Body)

Millimeters 8 Min Max Symbol 1.75 А 1.35 A1 0.10 0.25 В 0.33 0.51 С 0.19 0.25 INDEX D 4.80 5.00 .1890 AREA Е 3.80 4.00 .1497 1.27 BASIC е HН Н 5.80 6.20 2 1 0.25 0.50 h 0.40 1.27 L 0° 8° α Α $h \times 45^{\circ}$ A1 - C е SEATING PLANE .10 (.004) C

Package dimensions are kept current with JEDEC Publication No. 95

Ordering Information

Part / Order Number	Marking	Shipping Packaging	Package	Temperature
MK3727HLF	3727HLF	Tubes	8-pin SOIC	0 to +70° C
MK3727HLFTR	3727HLF	Tape and Reel	8-pin SOIC	0 to +70° C

"LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability. Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.