

# R1LV1616HBG-I Series

Wide Temperature Range Version 16 M SRAM (1-Mword × 16-bit)

REJ03C0263-0102 Rev. 1.02 Feb.20.2020

## **Description**

The R1LV1616HBG-I Series is 16-Mbit static RAM organized 1-Mword × 16-bit with embedded ECC. R1LV1616HBG-I Series has realized higher density, higher performance and low power consumption by employing CMOS process technology (6-transistor memory cell). It offers low power standby power dissipation; therefore, it is suitable for battery backup systems. It is packaged in 48-ball plastic FBGA for high density surface mounting.

#### **Features**

Single 3.0 V supply: 2.7 V to 3.6 V
Fast access time: 45/55 ns (max)


• Power dissipation:

— Active: 9 mW/MHz (typ)— Standby: 1.5 μW (typ)

- Completely static memory.
  - No clock or timing strobe required
- Equal access and cycle times
- Common data input and output.
  - Three state output
- Battery backup operation.
  - 2 chip selection for battery backup
- Temperature range: -40 to +85°C
- Embedded ECC (error checking and correction) for single-bit error correction


#### **Ordering Information**

| Type No.        | Access time | Package                                      |
|-----------------|-------------|--|
| R1LV1616HBG-4SI | 45 ns       | 48-ball plastic FBGA with 0.75 mm ball pitch |
| R1LV1616HBG-5SI | 55 ns       | PTBG0048HF (48FHJ)                           |





## **Pin Arrangement**




# **Pin Description**

| Pin name                       | Function                 |
|--------------------------------|--------------------------|
| A0 to A19                      | Address input            |
| I/O0 to I/O15                  | Data input/output        |
| CS1# ( <u>CS1</u> )            | Chip select 1            |
| CS2                            | Chip select 2            |
| WE# (WE)                       | Write enable             |
| OE# (OE)                       | Output enable            |
| LB# $(\overline{LB})$          | Lower byte select        |
| UB# $(\overline{\mathrm{UB}})$ | Upper byte select        |
| Vcc                            | Power supply             |
| Vss                            | Ground                   |
| NU*1                           | Not used (test mode pin) |

Note: 1. This pin should be connected to a ground (Vss), or not be connected (open).

### **Block Diagram**



# **Operation Table**

| CS1# | CS2 | WE# | OE# | UB# | LB# | I/O0 to I/O7 | I/O8 to I/O15 | Operation        |
|------|-----|-----|-----|-----|-----|--------------|---------------|------------------|
| Н    | ×   | ×   | ×   | ×   | ×   | High-Z       | High-Z        | Standby          |
| ×    | L   | ×   | ×   | ×   | ×   | High-Z       | High-Z        | Standby          |
| ×    | ×   | ×   | ×   | Н   | Н   | High-Z       | High-Z        | Standby          |
| L    | Н   | Н   | L   | L   | L   | Dout         | Dout          | Read             |
| L    | Н   | Н   | L   | Н   | L   | Dout         | High-Z        | Lower byte read  |
| L    | Н   | Н   | L   | L   | Н   | High-Z       | Dout          | Upper byte read  |
| L    | Н   | L   | ×   | L   | L   | Din          | Din           | Write            |
| L    | Н   | L   | ×   | Н   | L   | Din          | High-Z        | Lower byte write |
| L    | Н   | L   | ×   | L   | Н   | High-Z       | Din           | Upper byte write |
| L    | Н   | Н   | Н   | ×   | ×   | High-Z       | High-Z        | Output disable   |

Note: H: V<sub>IH</sub>, L: V<sub>IL</sub>, ×: V<sub>IH</sub> or V<sub>IL</sub>

# **Absolute Maximum Ratings**

| Parameter   | Symbol         | Value                                       | Unit |
|---|----------------|---|------|
| Power supply voltage relative to Vss                    | Vcc            | -0.5 to +4.6                                | V    |
| Terminal voltage on any pin relative to V <sub>SS</sub> | V <sub>T</sub> | $-0.5^{*1}$ to V <sub>CC</sub> + $0.3^{*2}$ | V    |
| Power dissipation                                       | PT             | 1.0   | W    |
| Storage temperature range                               | Tstg           | -55 to +125                                 | °C   |
| Storage temperature range under bias                    | Tbias          | -40 to +85                                  | °C   |

Notes: 1.  $V_T$  min: -2.0 V for pulse half-width  $\leq 10$  ns.

2. Maximum voltage is +4.6 V.

# **DC Operating Conditions**

| Parameter                 | Symbol | Min  | Тур | Max                   | Unit | Note |
|---------------------------|--------|------|-----|-----------------------|------|------|
| Supply voltage            | Vcc    | 2.7  | 3.0 | 3.6                   | V    |      |
|                           | Vss    | 0    | 0   | 0                     | V    |      |
| Input high voltage        | VIH    | 2.2  | _   | V <sub>CC</sub> + 0.3 | V    |      |
| Input low voltage         | VIL    | -0.3 | _   | 0.6                   | V    | 1    |
| Ambient temperature range | Та     | -40  | _   | +85                   | °C   |      |

Note: 1.  $V_{IL}$  min: -2.0 V for pulse half-width  $\leq 10$  ns.

## **DC** Characteristics

| Parameter                 | Symbol                     | Min                   | Тур   | Max | Unit | Test conditions  |
|---------------------------|----------------------------|-----------------------|-------|-----|------|--|
| Input leakage current     | lu                         | _                     |       | 1   | μА   | Vin = V <sub>SS</sub> to V <sub>CC</sub>   |
| Output leakage current    | lto                        | _                     | _     | 1   | μА   | CS1# = V <sub>IH</sub> or CS2 = V <sub>IL</sub> or<br>OE# = V <sub>IH</sub> or WE# = V <sub>IL</sub> or<br>LB# = UB# = V <sub>IH</sub> , V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>CC</sub>   |
| Operating current         | Icc                        | _                     | _     | 20  | mA   | CS1# = V <sub>IL</sub> , CS2 = V <sub>IH</sub> ,<br>Others = V <sub>IH</sub> / V <sub>IL</sub> , I <sub>I/O</sub> = 0 mA   |
| Average operating current | I <sub>CC1</sub><br>(READ) | _                     | 22*1  | 35  | mA   | Min. cycle, duty = 100%,<br>$I_{I/O}$ = 0 mA, CS1# = $V_{IL}$ , CS2 = $V_{IH}$ ,<br>WE# = $V_{IH}$ , Others = $V_{IH}/V_{IL}$  |
|                           | Icc1                       | _                     | 30*1  | 50  | mA   | Min. cycle, duty = 100%,<br>I <sub>I/O</sub> = 0 mA, CS1# = V <sub>IL</sub> , CS2 = V <sub>IH</sub> ,<br>Others = V <sub>IH</sub> /V <sub>IL</sub>   |
|                           | I <sub>CC2</sub><br>(READ) | _                     | 3*1   | 8   | mA   | Cycle time = 70 ns, duty = 100%, I <sub>I/O</sub> = 0 mA, CS1# = V <sub>IL</sub> , CS2 = V <sub>IH</sub> , WE# = V <sub>IH</sub> , Others = V <sub>IH</sub> /V <sub>IL</sub> Address increment scan or decrement scan  |
|                           | Icc2                       | _                     | 20*1  | 30  | mA   | Cycle time = 70 ns, duty = 100%, I <sub>I/O</sub> = 0 mA, CS1# = V <sub>IL</sub> , CS2 = V <sub>IH</sub> , Others = V <sub>IH</sub> /V <sub>IL</sub> Address increment scan or decrement scan  |
|                           | Іссз                       | _                     | 3*1   | 8   | mA   | $\begin{split} & \text{Cycle time} = 1  \mu\text{s},  \text{duty} = 100\%, \\ & I_{\text{I/O}} = 0  \text{mA},  \text{CS1\#} \leq 0.2  \text{V}, \\ & \text{CS2} \geq \text{V}_{\text{CC}} - 0.2  \text{V} \\ & \text{V}_{\text{IH}} \geq \text{V}_{\text{CC}} - 0.2  \text{V}, \text{V}_{\text{IL}} \leq 0.2  \text{V} \end{split}$ |
| Standby current           | I <sub>SB</sub>            | _                     | 0.1*1 | 0.5 | mA   | CS2 = V <sub>IL</sub>  |
|                           | Is <sub>B</sub> 1          | _                     | 0.5*1 | 8   | μА   | $ \begin{array}{l} 0 \ V \leq Vin \\ (1) \ 0 \ V \leq CS2 \leq 0.2 \ V \ or \\ (2) \ CS1\# \geq V_{CC} - 0.2 \ V, \\ CS2 \geq V_{CC} - 0.2 \ V \ or \\ (3) \ LB\# = UB\# \geq V_{CC} - 0.2 \ V, \\ CS2 \geq V_{CC} - 0.2 \ V, \\ CS1\# \leq 0.2 \ V \\ Average \ value \\ \end{array} $  |
| Output high voltage       | Vон                        | 2.4                   | _     | _   | V    | I <sub>OH</sub> = -1 mA  |
|                           | Vон                        | V <sub>CC</sub> - 0.2 | _     | _   | V    | ΙοΗ = -100 μΑ  |
| Output low voltage        | V <sub>OL</sub>            | _                     |       | 0.4 | V    | I <sub>OL</sub> = 2 mA   |
|                           | VoL                        | _                     | _     | 0.2 | V    | I <sub>OL</sub> = 100 μA   |

Notes: 1. Typical values are at  $V_{CC} = 3.0 \text{ V}$ ,  $Ta = +25^{\circ}\text{C}$  and not guaranteed.

# Capacitance

$$(Ta = +25^{\circ}C, f = 1.0 \text{ MHz})$$

| Parameter                | Symbol           | Min | Тур | Max | Unit | Test conditions        | Note |
|--------------------------|------------------|-----|-----|-----|------|------------------------|------|
| Input capacitance        | Cin              | _   | _   | 8   | pF   | Vin = 0 V              | 1    |
| Input/output capacitance | C <sub>I/O</sub> | _   | _   | 10  | pF   | V <sub>I/O</sub> = 0 V | 1    |

Note: 1. This parameter is sampled and not 100% tested.

### **AC Characteristics**

 $(Ta = -40 \text{ to } +85^{\circ}\text{C}, V_{CC} = 2.7 \text{ V to } 3.6 \text{ V})$ 


#### **Test Conditions**

• Input pulse levels:  $V_{IL} = 0.4 \text{ V}$ ,  $V_{IH} = 2.4 \text{ V}$ 

• Input rise and fall time: 5 ns

• Input and output timing reference levels: 1.4 V

• Output load: See figures (Including scope and jig)



#### Read Cycle

|                                    |                   | R1LV1616HBG-I |      |     |     |      |         |
|------------------------------------|-------------------|---------------|------|-----|-----|------|---------|
|                                    |                   | -4            | -4SI |     | SI  |      |         |
| Parameter                          | Symbol            | Min           | Max  | Min | Max | Unit | Notes   |
| Read cycle time                    | t <sub>RC</sub>   | 45            | —    | 55  | —   | ns   |         |
| Address access time                | taa               | _             | 45   | _   | 55  | ns   |         |
| Chip select access time            | t <sub>ACS1</sub> | _             | 45   | _   | 55  | ns   |         |
|                                    | t <sub>ACS2</sub> | _             | 45   | _   | 55  | ns   |         |
| Output enable to output valid      | toe               | _             | 30   | _   | 35  | ns   |         |
| Output hold from address change    | tон               | 10            | —    | 10  | —   | ns   |         |
| LB#, UB# access time               | t <sub>BA</sub>   | _             | 45   | _   | 55  | ns   |         |
| Chip select to output in low-Z     | t <sub>CLZ1</sub> | 10            | —    | 10  | —   | ns   | 2, 3    |
|                                    | t <sub>CLZ2</sub> | 10            | —    | 10  | —   | ns   | 2, 3    |
| LB#, UB# enable to low-Z           | t <sub>BLZ</sub>  | 5             | —    | 5   | —   | ns   | 2, 3    |
| Output enable to output in low-Z   | toLz              | 5             | —    | 5   | —   | ns   | 2, 3    |
| Chip deselect to output in high-Z  | t <sub>CHZ1</sub> | 0             | 20   | 0   | 20  | ns   | 1, 2, 3 |
|                                    | t <sub>CHZ2</sub> | 0             | 20   | 0   | 20  | ns   | 1, 2, 3 |
| LB#, UB# disable to high-Z         | t <sub>BHZ</sub>  | 0             | 15   | 0   | 20  | ns   | 1, 2, 3 |
| Output disable to output in high-Z | tонz              | 0             | 15   | 0   | 20  | ns   | 1, 2, 3 |

#### Write Cycle


|                                    |                 |     | R1LV16 | 16HBG-I |     |      |       |
|------------------------------------|-----------------|-----|--------|---------|-----|------|-------|
|                                    |                 | -4  | SI     | -5SI    |     |      |       |
| Parameter                          | Symbol          | Min | Max    | Min     | Max | Unit | Notes |
| Write cycle time                   | twc             | 45  |        | 55      | _   | ns   |       |
| Address valid to end of write      | t <sub>AW</sub> | 45  |        | 50      | _   | ns   |       |
| Chip selection to end of write     | tcw             | 45  |        | 50      | _   | ns   | 5     |
| Write pulse width                  | twp             | 35  |        | 40      | _   | ns   | 4     |
| LB#, UB# valid to end of write     | t <sub>BW</sub> | 45  |        | 50      | _   | ns   |       |
| Address setup time                 | tas             | 0   | —      | 0       | —   | ns   | 6     |
| Write recovery time                | twR             | 0   |        | 0       | _   | ns   | 7     |
| Data to write time overlap         | t <sub>DW</sub> | 25  |        | 25      | _   | ns   |       |
| Data hold from write time          | t <sub>DH</sub> | 0   |        | 0       | _   | ns   |       |
| Output active from end of write    | tow             | 5   |        | 5       | _   | ns   | 2     |
| Output disable to output in high-Z | tonz            | 0   | 15     | 0       | 20  | ns   | 1, 2  |
| Write to output in high-Z          | twnz            | 0   | 15     | 0       | 20  | ns   | 1, 2  |

Notes: 1. t<sub>CHZ</sub>, t<sub>OHZ</sub>, t<sub>WHZ</sub> and t<sub>BHZ</sub> are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.


- 2. This parameter is sampled and not 100% tested.
- 3. At any given temperature and voltage condition, t<sub>HZ</sub> max is less than t<sub>LZ</sub> min both for a given device and from device to device.
- 4. A write occurs during the overlap of a low CS1#, a high CS2, a low WE# and a low LB# or a low UB#. A write begins at the latest transition among CS1# going low, CS2 going high, WE# going low and LB# going low or UB# going low. A write ends at the earliest transition among CS1# going high, CS2 going low, WE# going high and LB# going high or UB# going high. twp is measured from the beginning of write to the end of write.
- 5. t<sub>CW</sub> is measured from the later of CS1# going low or CS2 going high to the end of write.
- 6.  $t_{AS}$  is measured from the address valid to the beginning of write.
- 7. twR is measured from the earliest of CS1# or WE# going high or CS2 going low to the end of write cycle.

# **Timing Waveform**


# Read Cycle




# Write Cycle (1) (WE# Clock)



Write Cycle (2) (CS1#, CS2 Clock, OE# =  $V_{IH}$ )



Write Cycle (3) (LB#, UB# Clock, OE# =  $V_{IH}$ )



## Low V<sub>CC</sub> Data Retention Characteristics


 $(Ta = -40 \text{ to } +85^{\circ}C)$ 

| Parameter                            | Symbol          | Min | Тур   | Max | Unit | Test conditions*2  |
|--------------------------------------|-----------------|-----|-------|-----|------|--|
| V <sub>CC</sub> for data retention   | V <sub>DR</sub> | 1.5 | _     | 3.6 | V    | $\begin{split} & \forall \text{In} \geq 0 \ \text{V} \\ & \text{(1)} \ 0 \ \text{V} \leq \text{CS2} \leq 0.2 \ \text{V} \ \text{or} \\ & \text{(2)} \ \text{CS2} \geq \text{V}_{\text{CC}} - 0.2 \ \text{V}, \\ & \text{CS1\#} \geq \text{V}_{\text{CC}} - 0.2 \ \text{V} \ \text{or} \\ & \text{(3)} \ \text{LB\#} = \text{UB\#} \geq \text{V}_{\text{CC}} - 0.2 \ \text{V}, \\ & \text{CS2} \geq \text{V}_{\text{CC}} - 0.2 \ \text{V}, \\ & \text{CS1\#} \leq 0.2 \ \text{V} \end{split}$ |
| Data retention current               | Iccdr           | _   | 0.5*1 | 8   | μΑ   | $\begin{split} &V_{CC} = 3.0 \text{ V}, \text{ Vin } \ge 0 \text{ V} \\ &(1) \text{ 0 V} \le \text{CS2} \le 0.2 \text{ V or} \\ &(2) \text{ CS2} \ge \text{V}_{CC} - 0.2 \text{ V}, \\ &\text{CS1}\# \ge \text{V}_{CC} - 0.2 \text{ V or} \\ &(3) \text{ LB\#} = \text{UB\#} \ge \text{V}_{CC} - 0.2 \text{ V}, \\ &\text{CS2} \ge \text{V}_{CC} - 0.2 \text{ V}, \\ &\text{CS1}\# \le 0.2 \text{ V} \\ &\text{Average value} \end{split}$   |
| Chip deselect to data retention time | tcdr            | 0   |       | —   | ns   | See retention waveforms  |
| Operation recovery time              | t <sub>R</sub>  | 5   | _     | _   | ms   | ]  |


Notes: 1. Typical values are at  $V_{CC} = 3.0 \text{ V}$ , Ta = +25°C and not guaranteed.

2. CS2 controls address buffer, WE# buffer, CS1# buffer, OE# buffer, LB#, UB# buffer and Din buffer. If CS2 controls data retention mode, Vin levels (address, WE#, OE#, CS1#, LB#, UB#, I/O) can be in the high impedance state. If CS1# controls data retention mode, CS2 must be CS2  $\geq$  V<sub>CC</sub> - 0.2 V or 0 V  $\leq$  CS2  $\leq$  0.2 V. The other input levels (address, WE#, OE#, LB#, UB#, I/O) can be in the high impedance state.


## Low $V_{\text{CC}}$ Data Retention Timing Waveform (1) (CS1# Controlled)



## Low Vcc Data Retention Timing Waveform (2) (CS2 Controlled)



### Low $V_{CC}$ Data Retention Timing Waveform (3) (LB#, UB# Controlled)



# **Revision History**

# R1LV1616HBG-I Series Data Sheet

| Rev. | Date        | Contents of Modification |  |  |  |  |  |
|------|-------------|--------------------------|--|--|--|--|--|
|      |             | Page                     | Description                              |  |  |  |  |
| 0.01 | Apr.29.2005 | _                        | Initial issue                            |  |  |  |  |
| 1.00 | Sep.21.2005 | _                        | Deletion of Preliminary                  |  |  |  |  |
| 1.01 | Feb.23.2017 | p.1,p.3                  | Disclosed embedded ECC features          |  |  |  |  |
| 1.02 | Feb.20.2020 | Last page                | Updated the Notice to the latest version |  |  |  |  |

#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/