

RA0E2 Group

### Renesas Microcontrollers

R01DS0451EJ0110 Rev.1.10 Nov 28, 2025

Ultra low power 32 MHz Arm® Cortex®-M23 core, up to 128-KB code flash memory, 16-KB SRAM, 12-bit A/D Converter, Serial interfaces and Safety features, operating temperature range up to Ta:125°C.

### **Features**

- Arm Cortex-M23 Core
  - Armv8-M architecture
  - Maximum operating frequency: 32 MHz
  - Debug and Trace: DWT, FPB, CoreSight<sup>™</sup> MTB-M23
     CoreSight Debug Port: SW-DP

#### Memory

- Up to 128-KB code flash memory
- 2-KB data flash memory (1,000,000 (TYP) program/erase cycles)
- 16-KB SRAM
- Flash read protection (FRP)
- 128-bit unique ID

### ■ Connectivity

- Serial Array Unit (SAU)
  - Simplified SPI × 6
  - Simplified IIC × 6
- UART × 2 UART (LIN-bus supported) × 1 Serial Interface UARTA (UARTA) × 2
- I<sup>2</sup>C Bus interface (IICA) × 2

- 12-bit A/D Converter (ADC12)
- Temperature Sensor (TSN)

#### Timers

- 16-bit Timer Array Unit (TAU) × 8
- 32-bit interval timer (TML32) × 1
  - 1 channel in 32-bit counter mode
  - 2 channels in 16-bit counter mode
  - 4 channels in 8-bit counter mode

#### Safety

- SRAM parity error check
- Flash area protectionADC self-diagnosis function
- Cyclic Redundancy Check (CRC)
  Independent Watchdog Timer (IWDT)
- GPIO readback level detection
- Register write protectionIllegal memory access detection

### ■ Security

- True Random Number Generator (TRNG)
- System and Power Management
  - Low power modes
  - Realtime Clock (RTC)
  - Event Link Controller (ELC)
  - Data Transfer Controller (DTC)

  - Low Voltage Detection (LVD) with voltage settings

# Multiple Clock Sources

- Main clock oscillator (MOSC) (1 to 20 MHz)
  Sub-clock oscillator (SOSC) (32.768 kHz)
- High-speed on-chip oscillator (HOCO) (24/32 MHz)
- Middle-speed on-chip oscillator (MOĆO) (4 MHz)
- Low-speed on-chip oscillator (LOCO) (32.768 kHz)
- Clock trimming function for HOCO/MOCO/LOCO
- Clock out support

### ■ Up to 60 pins for general I/O ports

- 5-V tolerance, open drain, input pull-up
- Operating Voltage
  - VCC: 1.6 to 5.5 V

#### Operating Temperature and Packages

- $Ta = -40^{\circ}C \text{ to } +105^{\circ}C$

- Ta = -40°C to +105°C

   64-pin LFQFP (10 mm × 10 mm, 0.5 mm pitch)

   48-pin LFQFP (7 mm × 7 mm, 0.5 mm pitch)

   48-pin HWQFN (7 mm × 7 mm, 0.5 mm pitch)

   32-pin LQFP (7 mm × 7 mm, 0.8 mm pitch)

   32-pin HWQFN (5 mm × 5 mm, 0.5 mm pitch)

   Ta = -40°C to +125°C
- 18 40 C to +123 C 64-pin LFQFP (10 mm × 10 mm, 0.5 mm pitch) 48-pin LFQFP (7 mm × 7 mm, 0.5 mm pitch) 48-pin HWQFN (7 mm × 7 mm, 0.5 mm pitch) 32-pin LQFP (7 mm × 7 mm, 0.8 mm pitch)

- 32-pin HWQFN (5 mm × 5 mm, 0.5 mm pitch)

# 1. Overview

The MCU integrates multiple series of software- and pin-compatible Arm®-based 32-bit cores that share a common set of Renesas peripherals to facilitate design scalability.

The MCU in this series incorporates an energy-efficient Arm Cortex®-M23 32-bit core, that is particularly well suited for cost-sensitive and low-power applications, with the following features:

- Up to 128-KB code flash memory
- 16-KB SRAM
- Serial Interface (SAU, UARTA, IICA)
- General Purpose Timer (TAU, TML32)
- 12-bit A/D Converter (ADC12)

# 1.1 Function Outline

#### Table 1.1 Arm core

Feature	Functional description
Arm Cortex-M23 core	Maximum operating frequency: up to 32 MHz     Arm Cortex-M23 core:     Revision: r1p0-00rel0     Armv8-M architecture profile     Single-cycle integer multiplier     19-cycle integer divider     SysTick timer:     Driven by SYSTICCLK (LOCO) or ICLK

# Table 1.2 Memory

Feature	Functional description
Code flash memory	Maximum 128-KB of code flash memory.
Data flash memory	2-KB of data flash memory.
Option-setting memory	The option-setting memory determines the state of the MCU after a reset.
SRAM	On-chip SRAM with parity bit.

# Table 1.3 System (1 of 2)

Feature	Functional description
Operating modes	Operating mode:  • Single-chip mode
Resets	The MCU provides 7 resets (RES pin reset, power-on reset, independent watchdog timer reset, voltage monitor 0/1 resets, SRAM parity error reset, software reset).
Low Voltage Detection (LVD)	The Low Voltage Detection (LVD) module monitors the voltage level input to the VCC pin. The detection level can be selected by register settings. The LVD module consists of two separate voltage level detectors (LVD0, LVD1). LVD0 and LVD1 measure the voltage level input to the VCC pin. LVD registers allow your application to configure detection of VCC changes at various voltage thresholds.
Clocks	Main clock oscillator (MOSC)     Sub-clock oscillator (SOSC)     High-speed on-chip oscillator (HOCO)     Middle-speed on-chip oscillator (MOCO)     Low-speed on-chip oscillator (LOCO)     Clock output / Buzzer output support
Interrupt Controller Unit (ICU)	The Interrupt Controller Unit (ICU) controls which event signals are linked to the Nested Vector Interrupt Controller (NVIC), and the Data Transfer Controller (DTC) modules. The ICU also controls non-maskable interrupts.
Low power modes	Power consumption can be reduced in multiple ways, including setting clock dividers, stopping modules, selecting power control mode in normal operation, and transitioning to low power modes.

# Table 1.3 System (2 of 2)

Feature	Functional description
Register write protection	The register write protection function protects important registers from being overwritten due to software errors. The registers to be protected are set with the Protect Register (PRCR).
Flash Read Protection	The MCU incorporates the flash read protection with one secure regions that include the code flash. The secure region can be protected from non-secure program accesses. A non-secure program cannot access a protected region.
Independent Watchdog Timer (IWDT)	The Independent Watchdog Timer (IWDT) consists of a 14-bit down counter that must be serviced periodically to prevent counter underflow. The IWDT provides functionality to reset the MCU or to generate a non-maskable interrupt or an underflow interrupt. Because the timer operates with the LOCO, it is particularly useful in returning the MCU to a known state as a fail-safe mechanism when the system runs out of control. The IWDT can be triggered automatically by a reset, underflow, refresh error, or a refresh of the count value in the registers.

### Table 1.4 Event link

Feature	Functional description
Event Link Controller (ELC)	The Event Link Controller (ELC) uses the event requests generated by various peripheral modules as source signals to connect them to different modules, allowing direct link between the modules without CPU intervention.

# Table 1.5 Direct memory access

Feature	Functional description
Data Transfer Controller (DTC)	A Data Transfer Controller (DTC) module is provided for transferring data when activated by an interrupt request.

# Table 1.6 Timers

Feature	Functional description
Timer Array Unit (TAU)	The timer array unit has eight 16-bit timers. Each 16-bit timer is called a channel and can be used as an independent timer. In addition, two or more channels can be used to create a High functional timer.
32-bit Interval Timer (TML32)	The 32-bit interval timer is made up of four 8-bit interval timers (referred to as channels 0 to 3). Each is capable of operating independently and in that case they all have the same functions. Two 8-bit interval timer channels can be connected to operate as a 16-bit interval timer. Four 8-bit interval timer channels can be connected to operate as a 32-bit interval timer.
Realtime Clock (RTC)	<ul> <li>The Realtime Clock (RTC) has the following features.</li> <li>Capable of counting years, months, days of the week, dates, hours, minutes, and seconds, for up to 99 years</li> <li>Fixed-cycle interrupt (with period selectable from among 0.5 of a second, 1 second, 1 minute, 1 hour, 1 day, or 1 month)</li> <li>Alarm interrupt (alarm set by day of week, hour, and minute)</li> <li>Pin output function of 1 Hz</li> </ul>

# Table 1.7 Communication interfaces

Feature	Functional description
Serial Array Unit (SAU)	A Serial Array Unit (SAU) has two units. Unit 0 has four channels and Unit 1 has two channels. Each channel can achieve simplified SPI, UART or simplified IIC. Only UART2 can support LIN-bus.
I <sup>2</sup> C Bus Interface (IICA)	The I <sup>2</sup> C Bus Interface (IICA) has 2 channels. The IICA module conforms I <sup>2</sup> C (Inter-Integrated Circuit) Bus Interface functions.
Serial Interface UARTA (UARTA)	The Serial Interface UARTA (UARTA) has 2 channels. UARTA performs an asynchronous communication.

# Table 1.8 Analog (1 of 2)

Feature	Functional description
` '	A 12-bit successive approximation A/D converter is provided. Up to 15 analog input channels are selectable. Temperature sensor output and internal reference voltage are selectable for conversion.

# Table 1.8 Analog (2 of 2)

Feature	Functional description
	The on-chip Temperature Sensor (TSN) determines and monitors the die temperature for reliable operation of the device. The sensor outputs a voltage directly proportional to the die temperature, and the relationship between the die temperature and the output voltage is fairly linear. The output voltage is provided to the ADC12 for conversion and can be further used by the end application.

# Table 1.9 Data processing

Feature	Functional description
Cyclic Redundancy Check (CRC) calculator	The Cyclic Redundancy Check (CRC) generates CRC codes to detect errors in the data. Two CRC-generation polynomials (CRC-CCITT, CRC-32) are available.

# Table 1.10 I/O ports

Feature	Functional description
I/O ports	<ul> <li>I/O ports for the 64-pin LFQFP <ul> <li>I/O pins: 57</li> <li>Input pins: 3</li> <li>Pull-up resistors: 40</li> <li>N-ch open-drain outputs: 42</li> <li>5-V tolerance: 4</li> </ul> </li> <li>I/O ports for the 48-pin LFQFP/HWQFN <ul> <li>I/O pins: 41</li> <li>Input pins: 3</li> <li>Pull-up resistors: 26</li> <li>N-ch open-drain outputs: 28</li> <li>5-V tolerance: 4</li> </ul> </li> <li>I/O ports for the 32-pin LQFP/HWQFN <ul> <li>I/O pins: 26</li> <li>Input pins: 3</li> <li>Pull-up resistors: 16</li> <li>N-ch open-drain outputs: 15</li> <li>5-V tolerance: 2</li> </ul> </li> </ul>

# 1.2 Block Diagram

Figure 1.1 shows a block diagram of the MCU superset. Some individual devices within the group have a subset of the features.




Figure 1.1 Block diagram

# 1.3 Part Numbering

Figure 1.2 shows the product part number information, including memory capacity and package type. Table 1.11 shows a list of products.




Figure 1.2 Part numbering scheme

Table 1.11 Product list

Product part number	Package code	Code flash	Data flash	SRAM	Operating temperature
R7FA0E2094CFM	PLQP0064KB-C	128 KB	2 KB	16 KB	-40 to +125°C
R7FA0E2094CFL	PLQP0048KB-B				
R7FA0E2094CNE	PWQN0048KC-A				
R7FA0E2094CFJ	PLQP0032GB-A				
R7FA0E2094CNH	PWQN0032KE-A				
R7FA0E2093CFM	PLQP0064KB-C				-40 to +105°C
R7FA0E2093CFL	PLQP0048KB-B				
R7FA0E2093CNE	PWQN0048KC-A				
R7FA0E2093CFJ	PLQP0032GB-A				
R7FA0E2093CNH	PWQN0032KE-A				
R7FA0E2074CFM	PLQP0064KB-C	64 KB	2 KB	16 KB	-40 to +125°C
R7FA0E2074CFL	PLQP0048KB-B				
R7FA0E2074CNE	PWQN0048KC-A				
R7FA0E2074CFJ	PLQP0032GB-A				
R7FA0E2074CNH	PWQN0032KE-A				
R7FA0E2073CFM	PLQP0064KB-C				-40 to +105°C
R7FA0E2073CFL	PLQP0048KB-B				
R7FA0E2073CNE	PWQN0048KC-A				
R7FA0E2073CFJ	PLQP0032GB-A				
R7FA0E2073CNH	PWQN0032KE-A				

# 1.4 Function Comparison

Table 1.12 Function comparison

Parts number		R7FA0E2094CFM R7FA0E2093CFM	R7FA0E2074CFM R7FA0E2073CFM	R7FA0E2094CFL R7FA0E2093CFL R7FA0E2094CNE R7FA0E2093CNE	R7FA0E2074CFL R7FA0E2073CFL R7FA0E2074CNE R7FA0E2073CNE	R7FA0E2094CFJ R7FA0E2093CFJ R7FA0E2094CNH R7FA0E2093CNH	R7FA0E2074CFJ R7FA0E2073CFJ R7FA0E2074CNH R7FA0E2073CNH	
Pin count	Pin count		4	48		32		
Package		LFC	QFP	LFQFP/	HWQFN	LQFP/l	HWQFN	
Code flash memory		128 KB	64 KB	128 KB	64 KB	128 KB	64 KB	
Data flash memory		21	<В	2	KB	2	KB	
SRAM (Parity)		16	KB	16	KB	16	KB	
System	CPU clock	32 1	ИНz	32	MHz	32 1	MHz	
	Sub-clock oscillator	Ye	es	Y	es	Y	es	
	ICU	Ye	es	Y	es	Y	es	
Event control	ELC	Ye	es	Y	es	Y	es	
DMA	DTC	Ye	es	Y	es	Yes		
Timers	TAU	8 (PWM c	outputs: 7)	8 (PWM o	outputs: 7)	8 (PWM o	8 (PWM outputs: 7)	
	TML32	1 (32-bit counter mode), 2 (16-bit counter mode), 4 (8-bit counter mode)		2 (16-bit co	1 (32-bit counter mode), 2 (16-bit counter mode), 4 (8-bit counter mode)		1 (32-bit counter mode), 2 (16-bit counter mode), 4 (8-bit counter mode)	
	RTC	Yes		Y	Yes		es	
	IWDT	Ye	es	Y	es	Yes		
Communication	SAU*1	2 (UA 1 (UART sup	fied IIC),	5 (simplified SPI), 6 (simplified IIC), 2 (UART), 1 (UART supporting LIN- bus)		3 (simplified SPI), 4 (simplified IIC), 2 (UART), 1 (UART supporting LIN- bus)		
	UARTA	2	2		2		2	
	IICA	2	2		2		2	
Analog	ADC12	1	5	1	3	1	0	
	TSN	Ye	es	Y	es	Y	es	
Data processing	CRC	Ye	es	Y	es	Y	es	
Security	•	TR	NG	TR	NG	TR	NG	
I/O ports	I/O pins	5	7	4	41		26	
	Input pins	;	3		3	- :	3	
	Pull-up resistors	4	0	2	26		6	
	N-ch open-drain outputs	4	2	2	28		15	
	5-V tolerance	4	1		4		2	

Note 1. SAU consists of several channels. Each channel can be assigned only one function at a time.

# 1.5 Pin Functions

Table 1.13 Pin functions (1 of 2)

Function	Signal	I/O	Description					
Power supply	VCC	Input	Power supply pin. Connect it to the system power supply. Connect this pin to VSS by a 0.1-µF capacitor. Place the capacitor close to the pin.					
	VCL	I/O	Connect this pin to the VSS pin by the smoothing capacitor used t stabilize the internal power supply. Place the capacitor close to the pin.					
	VSS	Input	Ground pin. Connect it to the system power supply (0 V).					
Clock	X2	I/O	Pins for a crystal resonator. An external clock signal can be input					
	X1	Input	through the X2 pin.					
	XCIN	Input	Input/output pins for the sub-clock oscillator. Connect a crystal					
	XCOUT	Output	resonator between XCOUT and XCIN.					
	PCLBUZ0, PCLBUZ1	Output	Clock output / Buzzer output					
	EXCLK	Input	External clock input for the main clock					
System control	RES	Input	Reset signal input pin. The MCU enters the reset state when this signal goes low.					
On-chip debug	SWDIO	I/O	Serial wire debug data input/output pin					
	SWCLK	Input	Serial wire clock pin					
Interrupt	NMI	Input	Non-maskable interrupt request pin					
	IRQ0 to IRQ7	Input	Maskable interrupt request pins					
TAU	TI00 to TI07	Input	Pins for inputting an external counting clock/capture trigger to 16-bit timers 00 to 07					
	TO00 to TO07	Output	Timer output pins for 16-bit timers 00 to 07					
RTC	RTCOUT	Output	Output pin for 1-Hz clock					
IICA	SCLA0, SCLA1	I/O	Input/output pins for the clock					
	SDAA0, SDAA1	I/O	Input/output pins for data					
SAU	SCK00, SCK01, SCK10, SCK11, SCK20, SCK21	I/O	Serial clock I/O pins for serial interfaces SPI00, SPI01, SPI10, SPI11, SPI20 and SPI21					
	SI00, SI01, SI10, SI11, SI20, SI21	Input	Serial data input pins for serial interfaces SPI00, SPI01, SPI10, SPI11, SPI20 and SPI21					
	SO00, SO01, SO10, SO11, SO20, SO21	Output	Serial data output pins for serial interfaces SPI00, SPI01, SPI10, SPI11, SPI20 and SPI21					
	SSI00	Input	Chip select pin for serial interfaces SPI00					
	SCL00, SCL01, SCL10, SCL11, SCL20, SCL21	Output	Serial clock output pins for serial interfaces IIC00, IIC01, IIC10, IIC11, IIC20 and IIC21					
	SDA00, SDA01, SDA10, SDA11, SDA20, SDA21	I/O	Serial data I/O pins for serial interfaces IIC00, IIC01, IIC10, IIC11, IIC20 and IIC21					
	RXD0, RXD1, RXD2	Input	Serial data input pins for serial interfaces UART0, UART1, and UART2					
	TXD0, TXD1, TXD2	Output	Serial data output pins for serial interfaces UART0, UART1, and UART2					
UARTA	RXDA0, RXDA1	Input	Serial data input pin for the UARTA0 and UARTA1 serial interface					
	TXDA0, TXDA1	Output	Serial data output pin for the UARTA0 and UARTA1 serial interface					
Analog power supply	VREFH0	Input	Analog reference voltage supply pin for the ADC12. Connect this pin to external reference voltage or VCC.					
	VREFL0	Input	Analog reference ground pin for the ADC12. Connect this pin to external reference ground voltage or VSS.					

# Table 1.13 Pin functions (2 of 2)

Function	Signal	I/O	Description
ADC12	AN000 to AN012, AN021 to AN022	Input	Input pins for the analog signals to be processed by the A/D converter.
I/O ports	P000 to P004, P008 to P015	I/O	General-purpose input/output pins
	P100 to P115	I/O	General-purpose input/output pins
	P200	Input	General-purpose input pin
	P201, P204 to P208, P212, P213	I/O	General-purpose input/output pins
	P214, P215	Input	General-purpose input pins
	P300 to P304	I/O	General-purpose input/output pins
	P400 to P403, P407 to P411	I/O	General-purpose input/output pins
	P500 to P502	I/O	General-purpose input/output pins
	P913 to P915	I/O	General-purpose input/output pins

# 1.6 Pin Assignments

Figure 1.3 to Figure 1.5 show the pin assignments from the top view.




Figure 1.3 Pin assignment for LFQFP 64-pin (top view)




Figure 1.4 Pin assignment for LFQFP / HWQFN 48-pin (top view)

Note: For the QFN package product, solder the exposed die pad to the PCB.

The potential of the exposed die pad is recommended to design as electrically open.




Figure 1.5 Pin assignment for LQFP / HWQFN 32-pin (top view)

Note: For the QFN package product, solder the exposed die pad to the PCB.

The potential of the exposed die pad is recommended to design as electrically open.

# 1.7 Pin Lists

Table 1.14 Pin list (1 of 2)

Pin r	umbe	r				Timers		Communication i	nterfaces		Analogs
64-pin	48-pin	32-pin	Power, System, Clock, Debug	I/O ports	Interrupt	TAU	RTC	SAU	IICA	UARTA	ADC
1	1	_	_	P400	_	_	_	_	SCLA1_D	_	_
2	2	_	_	P401	_	_	_	_	SDAA1_D	_	_
3	_	_	_	P402	IRQ2_D	_	_	TXD2_B/ SO20_B	_	TXDA0_F	_
4	-	1		P403	IRQ4_E	_	_	RXD2_B/SI20_B/ SDA20_B	_	RXDA0_F	_
5	3	1	VCL	_	_	_	_	_	_	_	_
6	4	2	XCIN	P215	_	_	_	_	_	_	_
7	5	3	XCOUT	P214	_	_	_	_	_	_	_
8	6	4	VSS	_	_	_	_	_	_	_	_
9	7	5	X2/EXCLK	P213	IRQ0_B	TI00_A/TI02_B/ TO02_B	_	TXD1_A/SO11_A	SDAA0_B	TXDA0_B	_
10	8	6	X1	P212	IRQ1_B	TO00_A/TI03_C/ TO03_C	_	RXD1_A/SI11_A/ SDA11_A	SCLA0_B	RXDA0_B	_
11	9	7	VCC		_	_	_	_	_	_	_
12	_	_	_	P411	IRQ3_D	TI01_C/TO01_C	_	SCK11_D/ SCL11_D	SDAA0_E	TXDA1_D	_
13	ı	ı	1	P410	IRQ4_D	TI02_C/TO02_C	_	SCK20_B/ SCL20_B/ SSI00_D	SCLA0_E	RXDA1_D	_
14	10	_	_	P409	IRQ6_B	TI03_E/TO03_E	_	SCK11_C/ SCL11_C	_	_	_
15	11	_	_	P408	IRQ7_B	TI04_C/TO04_C	_	_	SCLA1_F	_	_
16	12	8	PCLBUZ0_C	P407	IRQ4_C	_	RTCOUT_A	SCK11_A/ SCL11_A	SDAA1_F*1	_	_
17	13	_	1	P915	_	_	_	SO01_B	_	_	_
18	14	9	1	P914	_	_	_	_	SCLA0_A	_	_
19	15	10	_	P913	_	_	_	_	SDAA0_A	_	_
20	16	11	_	P208	IRQ3_C	TI00_B	_	SCK01_B*1/ SCL01_B	SDAA1_A	TXDA0_A	_
21	17	12	_	P207	IRQ2_C	TO00_B	_	SI01_B <sup>*1</sup> / SDA01_B	SCLA1_A	RXDA0_A	_
22	18	_	_	P206	IRQ0_C	_	_	SO01_A*3	SDAA1_E*3	TXDA1_E*3	_
23	_	_	PCLBUZ1_A	P205	IRQ5_C	_	_	SI01_A/ SDA01_A	SCLA1_E	RXDA1_E	_
24	_	_	_	P204	_	_	_	SCK01_A/ SCL01_A	_	_	_
25	19	13	RES	P206 *2	_	_	_	_	_	_	_
26	20	14	PCLBUZ0_A	P201	IRQ5_B	TI05_B/TO05_B	RTCOUT_B	SCK11_B/ SCL11_B/ SSI00_B	_	_	_
27	21	15	_	P200	IRQ0_A/NMI	_	_	_	_	_	_
28	_	_	_	P304	_	_	_	_	_	_	_
29	_	_		P303	_	_	_	SO21_A	_	_	_
30	22	_		P302	IRQ0_D	TI05_C/TO05_C	_	SCK21_A*3/ SCL21_A	SDAA1_C	TXDA1_C	_
31	23	ı	-	P301	IRQ6_A	TI06_B/TO06_B	_	SI21_A <sup>*3</sup> / SDA21_A	SCLA1_C	RXDA1_C	_
32	24	16	SWCLK	P300	_	TI04_B/TO04_B	_	_	_	_	_
33	25	17	SWDIO	P108	_	TI03_B/TO03_B	_	_	_	_	_
34	26	18	PCLBUZ1_B	P109	IRQ4_B	TI02_A/TO02_A	_	TXD2_A/ SO20_A	SDAA0_C	TXDA0_C	_

**Table 1.14** Pin list (2 of 2)

Pin r	numbe	r				Timers		Communication i	nterfaces		Analogs
64-pin	48-pin	32-pin	Power, System, Clock, Debug	I/O ports	Interrupt	TAU	RTC	SAU	IICA	UARTA	ADC
35	27	19	_	P110	IRQ3_B	TI01_A/TO01_A	_	RXD2_A/SI20_A/ SDA20_A	SCLA0_C	RXDA0_C	_
36	28	_	_	P111	IRQ1_C	TI07_B/TO07_B	_	_	_	_	_
37	29	20	_	P112	IRQ2_B	TI03_A/TO03_A	_	SCK20_A/ SCL20_A/ SSI00_C	_	_	_
38	_	_	_	P113	_	_	_	SO21_B	_	_	_
39	_	_	_	P114	_	_	_	SI21_B/ SDA21_B	_	_	_
40	_	-	_	P115	_	_	_	SCK21_B/ SCL21_B	_	_	_
41	_	_	_	P107	IRQ7_D	_	_	_	_	_	_
42	30	_	_	P106	IRQ0_E	_	_	SO10_A	_	TXDA1_B	_
43	31	_	_	P105	IRQ1_D	TI01_D/TO01_D/ TO00_D	_	SI10_A/ SDA10_A	_	RXDA1_B	_
44	32	-	_	P104	IRQ6_C	TI02_D/TO02_D/ TI00_D	_	SCK10_A/ SCL10_A	_	_	_
45	33	21	_	P103	IRQ5_A	TI05_A/TO05_A	_	SSI00_A	SDAA1_B	TXDA1_A	_
46	34	22	PCLBUZ0_B	P102	IRQ4_A	TI06_A/TO06_A/ TO00_C	RTCOUT_C	SCK00_A/ SCL00_A	SCLA1_B	RXDA1_A	_
47	35	23	_	P101	IRQ3_A	TI07_A/TO07_A/ TI00_C	_	TXD0_A/ SO00_A	SDAA0_D	TXDA0_D	AN021
48	36	24	_	P100	IRQ2_A	TI04_A/TO04_A/ TI01_B/TO01_B	_	RXD0_A/SI00_A/ SDA00_A	SCLA0_D	RXDA0_D	AN022
49	37	_	_	P500	_	TI03_D/TO03_D	_	SCK00_B*3/ SCL00_B*3	_	_	_
50	_	-	_	P501	_	TI04_D/TO04_D	_	TXD0_B/ SO00_B	SDAA0_F	TXDA0_E	_
51	_	-	_	P502	IRQ5_D	_	_	RXD0_B/SI00_B/ SDA00_B	SCLA0_F	RXDA0_E	_
52	38	25	_	P015	IRQ1_A	_	_	_	_	-	AN007
53	39	26	_	P014	_	_	_	_	_		AN006
54	40	27	_	P013	_	_	_	_	_	_	AN005
55	41	28	_	P012	_	_	_	_	_	_	AN004
56	42	29	_	P009	_	_	_	_	_	_	AN003
57	43	30	_	P008	_	_	_	_	_	_	AN002
58	44	31	VREFL0	P011	_	_	_	_	_	_	AN001
59	45	32	VREFH0	P010	_	_	_	_	_	_	AN000
60	_	_	_	P004	IRQ2_E	_	_	_	_	_	AN012
61	_	_	_	P003	_	_	_	_	_	_	AN011
62	46	_	_	P002	IRQ7_C	_	_	_	_	_	AN010
63	47	_	_	P001	IRQ7_A	_	_	_	_	_	AN009
64	48	_	_	P000	IRQ6 D	_	_	_	_	_	AN008

Note 1. Available only in 48-pin and 64-pin products.

Note: Some signal names have \_A, \_B, \_C, \_D, \_E, or \_F suffixes, but these suffixes can be ignored when assigning functionality, except for SAU and IICA. For SAU and IICA, only signals, except for SCK11, SCL11, and SSI00, bearing the same suffix can be selected. Assigning the same function to two or more pins simultaneously is prohibited.

Note 2. Available only in 32-pin products.

Note 3. Available only in 64-pin products.

# 2. Electrical Characteristics

Unless otherwise specified, the electrical characteristics of the MCU are defined under the following conditions:

$$VCC^{*1} = VREFH0 = 1.6 \text{ to } 5.5 \text{ V}$$

$$VSS = VREFL0 = 0 V, Ta = T_{opr}$$

Note 1. The typical condition is set to VCC = 3.3 V.

Figure 2.1 shows the timing conditions.




Figure 2.1 Input or output timing measurement conditions

# 2.1 Absolute Maximum Ratings

Table 2.1 Absolute maximum ratings (1 of 2)

Parameter		Symbol	Value	Unit
Power supply voltage		VCC	-0.5 to +6.5	V
VCL pin input voltage		V <sub>IVCL</sub>	-0.3 to +2.1 and -0.3 to VCC + 0.3*1	V
Input voltage	P100 to P115, P200, P201, P204 to P208, P300 to P304, P402, P403, P407 to P411, P500 to P502, P915, RES	V <sub>I1</sub>	-0.3 to VCC + 0.3*2	V
	P400, P401, P913, P914 (5 V tolerant)	V <sub>I2</sub>	-0.3 to +6.5	V
	P000 to P004, P008 to P015, P212 to P215	V <sub>I3</sub>	-0.3 to VCC + 0.3*2	V
Output voltage	P100 to P115, P201, P204 to P208, P300 to P304, P402, P403, P407 to P411, P500 to P502, P915	V <sub>O1</sub>	-0.3 to VCC + 0.3*2	V
	P400, P401, P913, P914 (N-ch open-drain)	V <sub>O2</sub>	-0.3 to +6.5	V
	P000 to P004, P008 to P015, P212, P213	V <sub>O3</sub>	-0.3 to VCC + 0.3*2	V
Analog input voltage	AN000 to AN012	V <sub>Al1</sub>	-0.3 to VCC + 0.3 and -0.3 to VREFH0 + 0.3*2 *3	V
	AN021 to AN022	V <sub>Al2</sub>	-0.3 to VCC + 0.3 and -0.3 to VREFH0 + 0.3*2 *3	V

Table 2.1 Absolute maximum ratings (2 of 2)

Parameter			Symbol	Value	Unit
High-level output current	P100 to P115, P201, P204 to P208, P300 to P304, P402, P403, P407 to P411, P500 to P502, P915	Per pin	I <sub>OH1</sub>	-40	mA
	P402, P403	Total of all pins		-70	mA
	P100 to P115, P201, P204 to P208, P300 to P304, P407 to P411, P500 to P502, P915			-100	mA
	P000 to P004, P008 to	Per pin	I <sub>OH2</sub>	-5	mA
	P015, P212, P213	Total of all pins		-20	mA
Low-level output current	P100 to P115, P201, P204 to P208, P300 to P304, P400 to P403, P407 to P411, P500 to P502, P913 to P915	Per pin	I <sub>OL1</sub>	40	mA
	P400 to P403	Total of all pins		70	mA
	P100 to P115, P201, P204 to P208, P300 to P304, P407 to P411, P500 to P502, P913 to P915	_		100	mA
	P000 to P004, P008 to	Per pin	I <sub>OL2</sub>	10	mA
	P015, P212, P213	Total of all pins		20	mA
Ambient operating temperature	In normal operation mod	e	Та	-40 to +105 -40 to +125	°C
	In flash memory program	nming mode		-40 to +105 -40 to +125	°C
Storage temperature			Tstg	-65 to +150	°C

Note 1. Connect the VCL pin to VSS through a capacitor (0.47 to 1  $\mu$ F). The listed value is the absolute maximum rating of the VCL pins. Only use the capacitor connection. Do not apply a specific voltage to this pin.

Note: The characteristics of functions multiplexed on a given pin are the same as those for the port pin unless otherwise specified.

Note: VREFH0 refers to the positive reference voltage of the A/D converter.

Note: The reference voltage is VSS.

Caution: Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Table 2.2 Recommended operating conditions

Parameter	Symbol			Тур	Max	Unit
Power supply voltages	VCC VSS			_	5.5	٧
				0	_	٧
Analog power supply voltages	VREFH0			_	VCC	٧
	VREFL0 Reference		_	0	_	٧

Note 2. This voltage must be no higher than 6.5 V.

Note 3. The voltage on a pin in use for A/D conversion must not exceed VREFH0 + 0.3.

# 2.1.1 Tj/Ta Definition

### Table 2.3 Tj/Ta definition

Conditions: Products with operating temperature Ta = -40 to +125°C

Parameter	Symbol	Тур	Max*1	Unit	Test conditions
Permissible junction temperature	Тј	_	140 125	°C	High-speed mode Middle-speed mode Low-speed mode Subosc-speed mode

Note 1. The upper limit of operating temperature is 105°C or 125°C depending on the product. For details, see section 1.3. Part Numbering. If the part number shows the operation temperature at 105°C, then the maximum value of Tj is 125°C, otherwise it is 140°C.

Note: Make sure that Tj = T<sub>a</sub> +  $\theta$ ja × total power consumption (W), where total power consumption = (VCC - V<sub>OH</sub>) ×  $\Sigma$ I<sub>OH</sub> + V<sub>OL</sub> ×  $\Sigma$ I<sub>OL</sub> + I<sub>CC</sub>max × VCC.

# 2.2 Oscillators Characteristics

# 2.2.1 Main clock Oscillator Characteristics

### Table 2.4 Main clock oscillator characteristics

Conditions: VCC = 1.6 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

Parameter		Min	Тур	Max	Unit	Test conditions
Main clock oscillation allowable input cycle time*1	Ceramic resonator Crystal resonator	0.05	_	1	μs	_

Note 1. The listed time and frequency indicate permissible ranges of the oscillator. For actual applications, request evaluation by the manufacturer of the oscillator circuit mounted on a board so you can use appropriate values. Refer to AC Characteristics for instruction execution time.

Note: Since the CPU is started by the high-speed on-chip oscillator clock after release from the reset state, the user should use the oscillation stabilization time counter status register (OSTC) to check the X1 clock oscillation stabilization time. Specify the values for the oscillation stabilization time in the OSTC register and the oscillation stabilization time select register (OSTS) after having sufficiently evaluated the oscillation stabilization time with the resonator to be used.

### 2.2.2 Sub-clock Oscillator Characteristics

### Table 2.5 Sub-clock oscillator characteristics

Conditions: VCC = 1.6 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

Parameter			Тур	Max	Unit	Test conditions
Sub-clock oscillation frequency $(f_{SOSC})^{*1}$	Crystal resonator	_	32.768	_	kHz	_

Note 1. The listed time and frequency indicate permissible ranges of the oscillator. For actual applications, request evaluation by the manufacturer of the oscillator circuit mounted on a board so you can use appropriate values. Refer to AC Characteristics for instruction execution time.

# 2.2.3 On-chip Oscillators Characteristics

### Table 2.6 On-chip oscillators characteristics (1 of 2)

Conditions: VCC = 1.6 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions
High-speed on-chip of	oscillator clock frequency	f <sub>HOCO</sub>	1	_	32	MHz	_
High-speed on-chip oscillator clock	OSCSF.HOCOSF = 1	_	-1.0	_	+1.0	%	Ta = -40 to +125°C, 1.6 V ≤ VCC ≤ 5.5 V
frequency accuracy	OSCSF.HOCOSF = 0*3	_	-15	_	0	%	_
High-speed on-chip of trimming resolution	oscillator clock frequency	_	_	0.05	_	%	_

# Table 2.6 On-chip oscillators characteristics (2 of 2)

Conditions: VCC = 1.6 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
High-speed on-chip oscillator clock oscillation stabilization time*4	t <sub>HOCO</sub>	_		4.4	μs	_
Middle-speed on-chip oscillator clock frequency*1	f <sub>MOCO</sub>	1	_	4	MHz	_
Middle-speed on-chip oscillator clock frequency accuracy	_	-12	_	12	%	_
Middle-speed on-chip oscillator clock frequency trimming resolution	_	_	0.15	_	%	_
Middle-speed on-chip oscillator clock oscillation stabilization time	t <sub>MOCO</sub>	_	_	1	μs	_
Middle-speed on-chip oscillator frequency temperature coefficient	_	_	_	±0.17*2	%/°C	_
Low-speed on-chip oscillator clock frequency*1	f <sub>LOCO</sub>	_	32.768	_	kHz	_
Low-speed on-chip oscillator clock frequency accuracy	_	-15	_	15	%	_
Low-speed on-chip oscillator clock frequency trimming resolution	_	_	0.3	_	%	_
Low-speed on-chip oscillator clock oscillation stabilization time	t <sub>LOCO</sub>	_		100	μs	_
Low-speed on-chip oscillator frequency temperature coefficient	_	_	_	±0.21*2	%/°C	_

Note 1. The listed values only indicate the characteristics of the oscillators. Refer to AC Characteristics for instruction execution time.

# 2.3 DC Characteristics

Note 2. These values are the results of characteristic evaluation and are not checked for shipment.

Note 3. The listed condition applies when OFS1.HOCOFRQ1[2:0] = 010b.

Note 4. Check OSCSF.HOCOSF to confirm whether stabilization time has elapsed.

# 2.3.1 Pin Characteristics

Table 2.7 I/O I<sub>OH</sub>

Conditions: VCC = 1.6 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions																																									
Allowable high-level output current*1	Per pin for P100 to P115, P201, P204 to P208, P300 to P304, P402, P403, P407 to P411, P500 to P502, P915	I <sub>OH1</sub>	_		-10 <sup>*2</sup>	mA	1.6 V ≤ VCC ≤ 5.5 V																																									
	Total of P402, P403		_	_	-55 <sup>*4</sup>	mA	4.0 V ≤ VCC ≤ 5.5 V																																									
	(when duty ≤ 70% <sup>*3</sup> )		_	_	-10	mA	2.7 V ≤ VCC < 4.0 V																																									
			_	_	-5	mA	1.8 V ≤ VCC < 2.7 V																																									
			_	_	-2.5	mA	1.6 V ≤ VCC < 1.8 V																																									
	Total of P100 to P115, P201, P204 to P208, P300 to P304, P407 to P411,		_	_	-80 <sup>*5</sup>	mA	4.0 V ≤ VCC ≤ 5.5 V																																									
			_	_	-19	mA	2.7 V ≤ VCC < 4.0 V																																									
	P500 to P502, P915 (when duty ≤ 70% <sup>*3</sup> )		_	_	-10	mA	1.8 V ≤ VCC < 2.7 V																																									
	(Wileff duty = 70% *)		_	_	-5	mA	1.6 V ≤ VCC < 1.8 V																																									
	Total of all pins (when duty ≤ 70% <sup>*3</sup> )		_	_	-135 <sup>*6</sup>	mA	1.6 V ≤ VCC ≤ 5.5 V																																									
	Per pin for P000 to P004,	I <sub>OH2</sub>	_	_	-3*2	mA	4.0 V ≤ VCC ≤ 5.5 V																																									
	P008 to P015, P212, P213		_	_	-1 <sup>*2</sup>	mA	2.7 V ≤ VCC < 4.0 V																																									
			_	_	-1 <sup>*2</sup>	mA	1.8 V ≤ VCC < 2.7 V																																									
																																						_	_	-0.5 <sup>*2</sup>	mA	1.6 V ≤ VCC < 1.8 V						
	Total of all pins		_	_	-20	mA	4.0 V ≤ VCC ≤ 5.5 V																																									
	(when duty ≤ 70% <sup>*3</sup> )		_	_	-10	mA	2.7 V ≤ VCC < 4.0 V																																									
																																				-								-	_	_	-5	mA
			_	_	-5	mA	1.6 V ≤ VCC < 1.8 V																																									

- Note 1. Device operation is guaranteed at the listed currents even if current is flowing from the VCC pin to an output pin.
- Note 2. The combination of these and other pins must also not exceed the value for maximum total current.
- Note 3. The listed currents apply when the duty cycle is no greater than 70%. Use the following formula to calculate the output current when the duty cycle is greater than 70%, where n is the duty cycle.
  - Total output current from the listed pins =  $(I_{OH} \times 0.7)/(n \times 0.01)$ 
    - Example when n = 80% and  $I_{OH}$  = -10.0 mA
    - Total output current from the listed pins =  $(-10.0 \times 0.7)/(80 \times 0.01) = -8.75 \text{ mA}$
    - Note that the duty cycle has no effect on the current that is allowed to flow into a single pin. A current higher than the absolute maximum rating must not flow into a single pin.
- Note 4. The maximum value is -30 mA with an ambient operating temperature range of 85°C to 125°C.
- Note 5. The maximum value is -50 mA with an ambient operating temperature range of 85°C to 125°C.
- Note 6. The maximum value is -60 mA with an ambient operating temperature range of 85°C to 125°C.

Note: The following pins are not capable of the output of high-level signals in the N-ch open-drain mode.

P100 to P107, P109 to P115, P201, P204 to P208, P212, P213, P301 to P304, P402, P403, P407 to P411, P500 to P502 and P915



Table 2.8 I/O I<sub>OI</sub>

Conditions: VCC = 1.6 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions																																						
Allowable low-level output current*1	Per pin for P100 to P115, P201, P204 to P208, P300 to P304, P402, P403, P407 to P411, P500 to P502, P915	I <sub>OL1</sub>	_	_	20*2	mA	_																																						
	Per pin for P400, P401, P913, P914		_	_	15 <sup>*2</sup>	mA	_																																						
	Total of P400 to P403		_	_	70 <sup>*4</sup>	mA	4.0 V ≤ VCC ≤ 5.5 V																																						
	(when duty ≤ 70%*3)		_	_	15	mA	2.7 V ≤ VCC < 4.0 V																																						
			_	_	9	mA	1.8 V ≤ VCC < 2.7 V																																						
			_	_	4.5	mA	1.6 V ≤ VCC < 1.8 V																																						
	Total of P100 to P115, P201, P204 to P208, P300 to P304, P407 to P411, P500 to P502, P913 to P915		_	_	80 <sup>*4</sup>	mA	4.0 V ≤ VCC ≤ 5.5 V																																						
			_	_	35	mA	2.7 V ≤ VCC < 4.0 V																																						
			_	_	20	mA	1.8 V ≤ VCC < 2.7 V																																						
	(when duty ≤ 70% <sup>*3</sup> )			_	_	10	mA	1.6 V ≤ VCC < 1.8 V																																					
	Total of all pins (when duty ≤ 70% <sup>*3</sup> )		_	_	150 <sup>*5</sup>	mA	1.6 V ≤ VCC ≤ 5.5 V																																						
	Per pin for P000 to P004,	I <sub>OL2</sub>	_	_	8.5 <sup>*2</sup>	mA	4.0 V ≤ VCC ≤ 5.5 V																																						
	P008 to P015, P212, P213		_	_	1.5 <sup>*2</sup>	mA	2.7 V ≤ VCC < 4.0 V																																						
			_	_	0.6*2	mA	1.8 V ≤ VCC < 2.7 V																																						
			_	_	0.4*2	mA	1.6 V ≤ VCC < 1.8 V																																						
	Total of all pins		_	_	20	mA	4.0 V ≤ VCC ≤ 5.5 V																																						
	(when duty ≤ 70% <sup>*3</sup> )		_	_	20	mA	2.7 V ≤ VCC < 4.0 V																																						
					-	-	-		-																																	_	_	15	mA
			_	_	10	mA	1.6 V ≤ VCC < 1.8 V																																						

- Note 1. Device operation is guaranteed at the listed currents even if current is flowing from an output pin to VSS pin.
- Note 2. The combination of these and other pins must also not exceed the value for maximum total current.
- Note 3. The listed currents apply when the duty cycle is no greater than 70%. Use the following formula to calculate the output current when the duty cycle is greater than 70%, where n is the duty cycle.
  - Total output current from the listed pins =  $(I_{OL} \times 0.7)/(n \times 0.01)$ Example when n = 80% and  $I_{OL}$  = 10.0 mA
    - Total output current from the listed pins =  $(10.0 \times 0.7)/(80 \times 0.01) = 8.75$  mA
    - Note that the duty cycle has no effect on the current that is allowed to flow into a single pin.
    - A current higher than the absolute maximum rating must not flow into a single pin.
- Note 4. The maximum value is 40 mA with an ambient operating temperature range of 85°C to 125°C.
- Note 5. The maximum value is 80 mA with an ambient operating temperature range of 85°C to 125°C.

Table 2.9 I/O V<sub>IH</sub>, V<sub>IL</sub>

Conditions: VCC = 1.6 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

Parameter			Symbol	Min	Тур	Max	Unit	Test conditions
Input voltage, high	P100 to P115, P200, P201, P204 to P208, P300 to P304, P402, P403, P407 to P411, P500 to P502, P915, RES		V <sub>IH1</sub>	VCC × 0.8		VCC	V	_
	P100 to P115,	TTL input buffer	V <sub>IH2</sub>	2.2	_	VCC	V	4.0 V ≤ VCC ≤ 5.5 V
	P201, P204 to P208, P300 to			2.0	_	VCC	V	3.3 V ≤ VCC < 4.0 V
	P304, P402, P403, P407 to P411, P500 to P502, P915			1.5	_	VCC	V	1.6 V ≤ VCC < 3.3 V
	P000 to P004, P0	08 to P015	V <sub>IH3</sub>	VCC × 0.7	-	VCC	V	_
P400, P401, P9		3, P914	V <sub>IH4</sub>	VCC × 0.7	_	6.0	V	_
	P212 to P215		V <sub>IH5</sub>	VCC × 0.8	_	VCC	V	_
Input voltage, low	P100 to P115, P200, P201, P204 to P208, P300 to P304, P402, P403, P407 to P411, P500 to P502, P915, RES	Normal input buffer	V <sub>IL1</sub>	0	_	VCC × 0.2	V	_
	P100 to P115,	TTL input buffer	V <sub>IL2</sub>	0	_	0.8	V	4.0 V ≤ VCC ≤ 5.5 V
	P201, P204 to P208, P300 to			0	_	0.5	V	3.3 V ≤ VCC < 4.0 V
	P304, P402, P403, P407 to P411, P500 to P502, P915			0	_	0.32	V	1.6 V ≤ VCC < 3.3 V
	P000 to P004, P0	08 to P015	V <sub>IL3</sub>	0	_	VCC × 0.3	V	_
	P400, P401, P913	3, P914	V <sub>IL4</sub>	0	_	VCC × 0.3	V	_
	P212 to P215		V <sub>IL5</sub>	0	_	VCC × 0.2	V	_

Note: The maximum value of  $V_{IH}$  of pins P100 to P107, P109 to P115, P201, P204 to P208, P212, P213, P301 to P304, P402, P403, P407 to P411, P500 to P502 and P915 is VCC, even in the N-ch open-drain mode.

Table 2.10 I/O  $V_{OH}$ ,  $V_{OL}$ 

Conditions: VCC = 1.6 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions																				
Output voltage, high	P100 to P115, P201, P204 to P208, P300 to P304, P402, P403, P407 to	V <sub>OH1</sub>	VCC - 1.5	_	_	V	4.0 V ≤ VCC ≤ 5.5 V I <sub>OH</sub> 1 = -10 mA																				
	P411, P500 to P502, P915		VCC - 0.7	_	_	V	4.0 V ≤ VCC ≤ 5.5 V I <sub>OH</sub> 1 = -3 mA																				
			VCC - 0.6	_	_	V	2.7 V ≤ VCC ≤ 5.5 V I <sub>OH</sub> 1 = -2 mA																				
			VCC - 0.5	_	_	V	1.8 V ≤ VCC ≤ 5.5 V I <sub>OH</sub> 1 = -1.5 mA																				
			VCC - 0.5	_	_	V	1.6 V ≤ VCC ≤ 5.5 V I <sub>OH</sub> 1 = -1 mA																				
	P000 to P004, P008 to P015, P212, P213	V <sub>OH2</sub>	VCC - 0.7	_	_	V	4.0 V ≤ VCC ≤ 5.5 V I <sub>OH</sub> 2 = -3 mA																				
			VCC - 0.5	_	_	V	2.7 V ≤ VCC < 4.0 V I <sub>OH</sub> 2 = -1 mA																				
			VCC - 0.5		_	V	1.8 V ≤ VCC < 2.7 V I <sub>OH</sub> 2 = -1 mA																				
			VCC - 0.5		_	V	1.6 V ≤ VCC < 1.8 V I <sub>OH</sub> 2 = -0.5 mA																				
Output voltage, low	P100 to P115, P201, P204 to P208, P300 to P304, P402, P403, P407 to	V <sub>OL1</sub>	_		1.3	V	4.0 V ≤ VCC ≤ 5.5 V I <sub>OL</sub> 1 = 20 mA																				
	P411, P500 to P502, P915		_	_	0.7	V	4.0 V ≤ VCC ≤ 5.5 V I <sub>OL</sub> 1 = 8.5 mA																				
			_	_	0.6	V	$2.7 \text{ V} \le \text{VCC} \le 5.5 \text{ V}$ $I_{OL}1 = 3 \text{ mA}$																				
			_	_	0.4	V	2.7 V ≤ VCC ≤ 5.5 V I <sub>OL</sub> 1 = 1.5 mA																				
			_	_	0.4	V	1.8 V ≤ VCC ≤ 5.5 V I <sub>OL</sub> 1 = 0.6 mA																				
			_	_	0.4	V	1.6 V ≤ VCC ≤ 5.5 V I <sub>OL</sub> 1 = 0.3 mA																				
	P000 to P004, P008 to P015, P212, P213	V <sub>OL2</sub>	_	_	0.7	V	$4.0 \text{ V} \le \text{VCC} \le 5.5 \text{ V}$ $I_{OL}2 = 8.5 \text{ mA}$																				
			_	_	0.5	V	$2.7 \text{ V} \le \text{VCC} < 4.0 \text{ V}$ $I_{OL}2 = 1.5 \text{ mA}$																				
			_		0.4	V	$1.8 \text{ V} \le \text{VCC} < 2.7 \text{ V}$ $I_{OL}2 = 0.6 \text{ mA}$																				
			_	_	0.4	V	1.6 V ≤ VCC < 1.8 V I <sub>OL</sub> 2 = 0.4 mA																				
	P400, P401, P913, P914	V <sub>OL3</sub>	_	_	2.0	V	4.0 V ≤ VCC ≤ 5.5 V I <sub>OL</sub> 3 = 15 mA																				
			_	_	0.4	V	4.0 V ≤ VCC ≤ 5.5 V I <sub>OL</sub> 3 = 5 mA																				
																							_	_	0.4	V	$2.7 \text{ V} \le \text{VCC} \le 5.5 \text{ V}$ $I_{OL}3 = 3 \text{ mA}$
			_	_	0.4	V	1.8 V ≤ VCC ≤ 5.5 V I <sub>OL</sub> 3 = 2 mA																				
			_	_	0.4	V	1.6 V ≤ VCC ≤ 5.5 V I <sub>OL</sub> 3 = 1 mA																				

Note: P100 to P107, P109 to P115, P201, P204 to P208, P212, P213, P301 to P304, P402, P403, P407 to P411, P500 to P502 and P915 do not output high-level signals in the N-ch open-drain mode.

Note: The characteristics of functions multiplexed on a given pin are the same as those for the port pin unless otherwise specified.

Table 2.11 I/O other characteristics

Conditions: VCC = 1.6 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions
Input leakage current, high	P100 to P115, P200, P201, P204 to P208, P300 to P304, P400 to P403, P407 to P411, P500 to P502, P913 to P915, RES	I <sub>LIH1</sub>	_	_	1	μА	V <sub>I</sub> = VCC
	P000 to P004, P008 to P015	I <sub>LIH2</sub>	_	_	1	μА	V <sub>I</sub> = VCC
	P212 to P215	I <sub>LIH3</sub>	_	_	1	μΑ	V <sub>I</sub> = VCC
Input leakage current, low	P100 to P115, P200, P201, P204 to P208, P300 to P304, P400 to P403, P407 to P411, P500 to P502, P913 to P915, RES	I <sub>LIL1</sub>	_	_	-1	μА	V <sub>I</sub> = VSS
	P000 to P004, P008 to P015	I <sub>LIL2</sub>	_	_	-1	μΑ	V <sub>I</sub> = VSS
	P212 to P215	I <sub>LIL3</sub>	-	_	-1	μΑ	V <sub>I</sub> = VSS
On-chip pull-up resistance	P100 to P115, P201, P204 to P208, P212, P213, P300 to P304, P402, P403, P407 to P411, P500 to P502, P915, RES	R <sub>U</sub>	10	20	100	kΩ	V <sub>I</sub> = VSS In input port
Input capacitance	P200	Cin	-	_	30	pF	Vin = 0 V, f = 1 MHz,
	Other input pins	]	_	_	15		Ta = 25°C

# 2.3.2 Operating and Standby Current

Table 2.12 Operating and standby current (1) (1 of 2)

Paramete	r			Symbol	Typ*5	Max	Unit	Test Conditions	
Supply current <sup>*1</sup>	High- speed mode*2	Normal mode	All peripheral clocks disabled, CoreMark code executing from flash	ICLK = 32 MHz	lcc	2.8	_	mA	
			All peripheral clocks enabled, CoreMark code executing from flash*6	ICLK = 32 MHz		_	5.1		
		Sleep mode	All peripheral clocks disabled	ICLK = 32 MHz		0.89	_		_
			All peripheral clocks enabled*6	ICLK = 32 MHz		_	2.8		_
	Middle-	Normal	All peripheral clocks	ICLK = 24 MHz		2.1	_		_
	speed mode*2	mode	disabled, CoreMark code executing	ICLK = 16 MHz		1.6	_		_
	mode		from flash	ICLK = 8 MHz		1.0	_		_
				ICLK = 4 MHz		0.70	_		_
			All peripheral clocks	ICLK = 24 MHz		_	3.8		_
			enabled, CoreMark code executing	ICLK = 16 MHz		_	2.8		_
			from flash*6	ICLK = 8 MHz		_	1.6		_
				ICLK = 4 MHz		_	1.1		_
		Sleep	All peripheral clocks	ICLK = 24 MHz		0.73	_	1	_
		mode	disabled	ICLK = 16 MHz		0.64	_		_
				ICLK = 8 MHz		0.52	_	1	_
				ICLK = 4 MHz		0.46	_		_
			All peripheral clocks	ICLK = 24 MHz		_	2.2		_
			enabled <sup>*6</sup>	ICLK = 16 MHz		_	1.7		_
				ICLK = 8 MHz		_	1.1		_
				ICLK = 4 MHz		_	0.8		_
	Low- speed mode*3	Normal mode	All peripheral clocks disabled, CoreMark code executing from flash	ICLK = 2 MHz		189	_	μΑ	_
			All peripheral clocks enabled, CoreMark code executing from flash*6	ICLK = 2 MHz		_	332		_
		Sleep mode	All peripheral clocks disabled	ICLK = 2 MHz		52	_		_
			All peripheral clocks enabled*6	ICLK = 2 MHz		_	167		_

Table 2.12 Operating and standby current (1) (2 of 2)

Parameter						Symbol	Typ*5	Max	Unit	Test Conditions
Supply	Subosc-	Normal	Peripheral clocks	ICLK = 32.768 kHz	Ta = -40°C	Icc	3.2	_	μΑ	_
current*1	speed mode <sup>*4</sup>	mode	disabled		Ta = 25°C		3.5	_		
					Ta = 50°C		3.8	_		
					Ta = 70°C		4.2	_	1	
					Ta = 85°C	_	4.7	_		
					Ta = 105°C		6.3	_		
					Ta = 125°C		9.7	_		
			Peripheral clocks	ICLK = 32.768 kHz	Ta = -40°C		_	7.1		
			enabled*7		Ta = 25°C		_	7.5		
					Ta = 50°C		_	9.6		
					Ta = 70°C		_	14		
					Ta = 85°C		_	22		
					Ta = 105°C		_	40		
					Ta = 125°C		_	89		
		Sleep	Peripheral clocks	ICLK = 32.768 kHz	Ta = -40°C		0.9	_		_
		mode	disabled		Ta = 25°C		1.1	_		
					Ta = 50°C		1.3	_		
					Ta = 70°C		1.5	_		
					Ta = 85°C		1.9	_		
					Ta = 105°C		3.1	_		
					Ta = 125°C		5.4	_		
			Peripheral clocks	ICLK = 32.768 kHz	Ta = -40°C		_	4.6		
			enabled* <sup>7</sup>		Ta = 25°C		_	4.9		
					Ta = 50°C		_	7.0		
					Ta = 70°C		_	11		
					Ta = 85°C	;	_	18		
					Ta = 105°C		_	36		
					Ta = 125°C		_	84		

Note 1. Supply current is the total current flowing into VCC. Supply current values apply when internal pull-up MOSs are in the off state and these values do not include output charge/discharge current from any of the pins.

Note 2. The clock source is high-speed on-chip oscillator (HOCO).

Note 3. The clock source is middle-speed on-chip oscillator (MOCO).

Note 4. The clock source is the Sub-clock oscillator (SOSC) and CMC.SODRV[1:0] are 10b (Low power mode 2).

Note 5. VCC = 3.3 V.

Note 6. Includes operating current for PCLBUZ, TAU, SAU, and IICA functions only. For other peripheral operating currents, please add the current in Peripheral Functions Supply current in Table 2.14.

Note 7. Includes operating current for PCLBUZ, TAU and SAU functions only. For other peripheral operating currents, please add the current in Peripheral Functions Supply current in Table 2.14.

**Table 2.13** Operating and standby current (2)

Parame	ter					Symbol	Typ*3	Max	Unit	Test conditions
Supply	Software	Peripheral	PSMCR.RA	All SRAMs	Ta = -40°C	Icc	0.20	1.2	μΑ	_
current *1	Standby mode <sup>*2</sup>	modules stop	MSD[1:0] are 00b	(0x2000_4000 to 0x2000_7FFF) are	Ta = 25°C		0.25	1.2	]	
				on	Ta = 50°C		0.35	3.0		
					Ta = 70°C		0.60	7.0		
					Ta = 85°C		0.95	14		
					Ta = 105°C		2.2	32		
					Ta = 125°C		4.6	80		
			PSMCR.RA	Only 8 KB SRAM	Ta = -40°C		0.20	1.2		_
			MSD[1:0] are 11b	(0x2000_4000 to 0x2000_5FFF) is on	Ta = 25°C		0.25	1.2		
					Ta = 50°C		0.35	3.0		
					Ta = 70°C		0.55	6.5	]	
					Ta = 85°C		0.90	13	]	
					Ta = 105°C		2.0	28		
İ					Ta = 125°C		4.3	75		

Note 1. Supply current is the total current flowing into VCC. Supply current values apply when internal pull-up MOSs are in the off state and these values do not include output charge/discharge current from any of the pins.

Note 2. The IWDT and LVD are not operating. Note 3. VCC = 3.3 V.

Table 2.14 Peripheral Functions Supply current

Parameter				Symbol	Typ*12	Max	Unit	Test conditions
Peripheral Functions	High-speed on chip current*1	o oscillator operating	OFS1.HOCOFRQ1[2:0] are 010b	I <sub>HOCO</sub>	320	_	μΑ	_
Supply current <sup>*1</sup>	Middle-speed on cl	nip oscillator operating cu	ırrent <sup>*1</sup>	I <sub>MOCO</sub>	20	_	μΑ	_
	Low-speed on chip	oscillator operating curre	ent <sup>*1</sup>	I <sub>LOCO</sub>	0.24	_	μA	_
	Main-clock	CMC.MODRV = 0	f <sub>MOCO</sub> = 10 MHz	I <sub>MOSC</sub>	160	_	μA	_
	oscillator	CMC.MODRV = 1	f <sub>MOCO</sub> = 20 MHz	1	330	_	μΑ	_
	Sub-clock oscillator	SBYCR.RTCLPC is 1	CMC.SODRV[1:0] are 11b (Low power mode 3)	I <sub>SOSC</sub>	0.13	_	μΑ	_
			CMC.SODRV[1:0] are 10b (Low power mode 2)		0.34	_	μΑ	_
			CMC.SODRV[1:0] are 00b (Low power mode 1)		0.49	_	μΑ	_
			CMC.SODRV[1:0] are 01b (Normal mode)		0.62	_	μΑ	_
		SBYCR.RTCLPC is 0	CMC.SODRV[1:0] are 11b (Low power mode 3)		0.30	_	μΑ	
			CMC.SODRV[1:0] are 10b (Low power mode 2)		0.51	_	μΑ	
			CMC.SODRV[1:0] are 00b (Low power mode 1)		0.65	_	μΑ	
			CMC.SODRV[1:0] are 01b (Normal mode)		0.80	_	μΑ	
	RTC*1*2*3	RTCC0.RTC128EN is	0	I <sub>RTC</sub>	0.006	_	μΑ	_
		RTCC0.RTC128EN is	1		0.001	_	μΑ	_
	32-bit interval time	operating current*1*2*4		I <sub>IT</sub>	0.06	_	μΑ	_
	Independent watch current*1*2*5	dog timer operating	f <sub>LOCO</sub> = 32.768 kHz (typ.)	I <sub>IWDT</sub>	0.03	_	μΑ	_
	A/D converter operating	When conversion at maximum speed	Normal mode, VREFH0 = VCC = 5.0 V	I <sub>ADC</sub>	0.85	1.6	mA	_
	current*1*6		Low voltage mode, VREFH0 = VCC = 3.0 V		0.46	0.75	mA	_
	VREFH0 current*7		VREFH0 = 5.0 V	I <sub>ADREF</sub>	68	_	μΑ	_
	A/D converter inter	nal reference voltage cur	rent <sup>*1</sup>	I <sub>ADREF</sub>	86	_	μΑ	_
	Temperature senso	or operating current*1		I <sub>TMPS</sub>	100	_	μΑ	_
	LVD operating curr	ent*1	LVD0 is enabled*8		0.03	_	μΑ	_
			LVD1 is enabled*9	I <sub>LVD1</sub>	0.03	_	μΑ	_
	Self-programming	Self-programming operating current*1*10					mA	_
	Data flash rewrite o	Data flash rewrite operating current*1*11						_
	Operating current of	Operating current of the true random number generator*1					mA	_
	DTC	I <sub>DTC</sub>	1.82	_	mA	_		

Note 1. This current flows into  $V_{\mbox{\footnotesize CC}}.$ 

Note 2. The listed currents apply when the high-speed on-chip oscillator (HOCO), middle-speed on-chip oscillator (MOCO), and Main clock oscillator (MOSC) are stopped.

Note 3. This current flows into the realtime clock (RTC). It does not include the operating current of the low-speed on-chip oscillator (LOCO) or the Sub-clock oscillator (SOSC).

The supply current of the RA0 microcontrollers is the sum of either lcc, and  $I_{\mbox{RTC}}$ .

When the low-speed on-chip oscillator (LOCO) is selected, I<sub>LOCO</sub> should be included in the supply current.

When the Sub-clock oscillator (SOSC) is selected, I<sub>SOSC</sub> should be included in the supply current.

Note 4. This current only flows to the 32-bit interval timer. It does not include the operating current of the low-speed on-chip oscillator (LOCO) or Sub-clock oscillator (SOSC).

The supply current of the RA0 microcontrollers is the sum of either Icc and I<sub>IT</sub>.

When the low-speed on-chip oscillator (LOCO) is selected, I<sub>LOCO</sub> should be included in the supply current.

When the Sub-clock oscillator (SOSC) is selected, I<sub>SOSC</sub> should be included in the supply current.

Note 5. This current only flows to the independent watchdog timer. It does not include the operating current of the low-speed on-chip oscillator (LOCO) .

The supply current of the RA0 microcontrollers is the sum of either Icc,  $I_{\text{IWDT}}$  and  $I_{\text{LOCO}}$ .

- Note 6. This current only flows to the A/D converter. The supply current of the RA0 microcontrollers is the sum of lcc and I<sub>ADC</sub> when the A/D converter is operating or in the SLEEP mode.
- Note 7. This current flows into VREFH0.
- Note 8. This current only flows to the LVD0 circuit. The supply current of the RA0 microcontrollers is the sum of Icc and I<sub>LVD0</sub> when the LVD0 circuit is in operation.
- Note 9. This current only flows to the LVD1 circuit. The supply current of the RA0 microcontrollers is the sum of lcc and I<sub>LVD1</sub> when the LVD1 circuit is in operation.
- Note 10. This current only flows during self programming.
- Note 11. This current only flows while the data flash memory is being rewritten.
- Note 12. VCC = 3.3 V.

# 2.3.3 Thermal Characteristics

The maximum value of junction temperature (Tj) must not exceed the value specified in the section 2.1.1. Tj/Ta Definition. Tj is calculated by either of the following equations.

- $Tj = Ta + \theta ja \times Total power consumption$
- $T_i = T_t + \Psi_{it} \times Total power consumption$

Tj : Junction Temperature (°C)

Ta: Ambient Temperature (°C)

Tt: Top Center Case Temperature (°C)

θja : Thermal Resistance of "Junction"-to-"Ambient" (°C/W)

Чjt: Thermal Resistance of "Junction"-to-"Top Center Case" (°С/W)

- Total power consumption = Voltage × (Leakage current + Dynamic current)
- Leakage current of IO =  $\Sigma (I_{OL} \times V_{OL}) / Voltage + \Sigma (|I_{OH}| \times |VCC V_{OH}|) / Voltage$
- Dynamic current of IO =  $\Sigma$  IO (Cin + Cload) × IO switching frequency × Voltage

Cin: Input capacitance

Cload: Output capacitance

Regarding  $\theta$ ja and  $\Psi$ jt, see Table 2.15.

Table 2.15 Thermal resistance

Parameter	Package	Symbol	Value*1	Unit	Test condition
Thermal resistance	64-pin LFQFP	θја	57.0	°C/W	JESD 51-2 and 51-7
	48-pin LFQFP		65.9		compliant
	48-pin HWQFN		20.2		
	32-pin LQFP		65.6		
	32-pin HWQFN		23.8		
	64-pin LFQFP	Ψjt	4.02	°C/W	JESD 51-2 and 51-7
	48-pin LFQFP		6.26		compliant
	48-pin HWQFN		0.28		
	32-pin LQFP		6.58		
	32-pin HWQFN		0.32		

Note 1. The values are reference values when the 4-layer board is used. Thermal resistance depends on the number of layers or size of the board. For details, refer to the JEDEC standards.

# 2.4 AC Characteristics

Table 2.16 AC characteristics

Conditions: VCC = 1.6 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

Parameter			Symbol	Min	Тур	Max	Unit	Test conditions
Instruction cycle	Main system clock	High-	T <sub>CY</sub>	0.03125	_	1	μs	1.8 V ≤ VCC ≤ 5.5 V
(minimum instruction execution time)	(FMAIN) operation	speed mode		0.25	_	1	μs	1.6 V ≤ VCC < 1.8 V
		Middle-		0.04167	_	1	μs	1.8 V ≤ VCC ≤ 5.5 V
		speed mode		0.25	_	1	μs	1.6 V ≤ VCC < 1.8 V
		Low-speed mode		0.5	_	1	μs	1.6 V ≤ VCC ≤ 5.5 V
	Subsystem clock (FSUB)	operation		26.041	30.5	31.3	μs	1.6 V ≤ VCC ≤ 5.5 V
	In the self-programming mode	High- speed mode		0.03125	_	1	μs	1.8 V ≤ VCC ≤ 5.5 V
		Middle- speed mode	-	0.04167	_	1	μs	1.8 V ≤ VCC ≤ 5.5 V
External system clock frequency			f <sub>EX</sub>	1.0	_	20.0	MHz	1.8 V ≤ VCC ≤ 5.5 V
				1.0	_	4.0	MHz	1.6 V ≤ VCC < 1.8 V
External system clock input high-level width, low-level			vel t <sub>EXH</sub> t <sub>EXL</sub>	24	_	_	ns	1.8 V ≤ VCC ≤ 5.5 V
width				120	_	_	ns	1.6 V ≤ VCC < 1.8 V
TI00 to TI07 input	high-level width, low-level	width	t <sub>TIH</sub> t <sub>TIL</sub>	1/f <sub>MCK</sub> +10*1	_	_	ns	
TO00 to TO07 out	put frequency	High-	speed mode Middle- speed mode Low-speed	_	_	16 <sup>*2</sup>	MHz	4.0 V ≤ VCC ≤ 5.5 V
		mode		_	_	8	MHz	2.7 V ≤ VCC < 4.0 V
				_	_	4	MHz	1.8 V ≤ VCC < 2.7 V
		mode		_	_	2	MHz	1.6 V ≤ VCC < 1.8 V
		Low-speed mode		_	_	2	MHz	1.6 V ≤ VCC ≤ 5.5 V
PCLBUZ0, PCLBU	JZ1 output frequency	High-	f <sub>PCL</sub>	_	_	16 <sup>*2</sup>	MHz	4.0 V ≤ VCC ≤ 5.5 V
		speed mode		_	_	8	MHz	2.7 V ≤ VCC < 4.0 V
		Middle- speed		_	_	4	MHz	1.8 V ≤ VCC < 2.7 V
mode  Low-spe mode				_	_	2	MHz	1.6 V ≤ VCC < 1.8 V
				_	_	2	MHz	1.6 V ≤ VCC ≤ 5.5 V
Interrupt input high width	NMI/IRQ0, IRQ1 to IRQ7	f <sub>IRQH</sub> f <sub>IRQL</sub>	1	_	_	μs	1.6 V ≤ VCC ≤ 5.5 V	

Note 1.  $f_{\mbox{MCK}}$ : Timer array unit operating clock frequency

To set this operating clock, use the CKS[1:0] bits of the timer mode register 0n (TMR0n).

Note 2. The maximum value is 12MHz with an ambient operating temperature range of 105°C to 125°C.

m: Unit number (m = 0), n: Channel number (n = 0 to 7)




Figure 2.2 T<sub>CY</sub> vs V<sub>CC</sub> in High-speed mode




Figure 2.3  $T_{CY}$  vs  $V_{CC}$  in Middle-speed mode




Figure 2.4  $T_{CY}$  vs  $V_{CC}$  in Low-speed mode




Figure 2.5 AC timing test points




Figure 2.6 External system clock timing




Figure 2.7 TI/TO timing




Figure 2.8 IRQ interrupt input timing

# 2.4.1 Reset Timing

Table 2.17 Reset timing

Parameter			Min	Тур	Max	Unit	Test conditions
RES pulse width	At power-on*3	t <sub>RESWP</sub>	9.9	_	_	ms	_
	Not at power-on	t <sub>RESW</sub>	10	_	_	μs	_
Wait time after RES cancellation	LVD0 enabled*1	t <sub>RESWT</sub>	_	0.506	0.694	ms	_
(at power-on)	LVD0 disabled*2		_	0.201	0.335	ms	_
Wait time after RES cancellation	LVD0 enabled*1	t <sub>RESWT2</sub>	_	0.476	0.616	ms	_
(during powered-on state)	LVD0 disabled*2		_	0.170	0.257	ms	_
Internal reset by Independent watch dog parity error reset, software reset	t <sub>RESW2</sub>	_	0.04	0.041	ms	_	

Note 1. When OFS1.LVDAS = 0.

Note 2. When OFS1.LVDAS = 1.

Note 3. When RES pin is not used as the external reset input, this specification can be ignore.




Figure 2.9 Reset input timing at power-on




Figure 2.10 Reset input timing (1)




Figure 2.11 Reset input timing (2)

# 2.4.2 Wakeup Time

Table 2.18 Timing of recovery from low power modes (1)

Parameter			Symbol	Min	Тур	Max	Unit	Test conditions	
Recovery time from Software Standby mode*1	High-speed mode	System clock source is HOCO	System clock source is HOCO (32 MHz) VCC = 1.8 V to 5.5 V	t <sub>SBYHO</sub>	_	4.9	5.5 µs	μs	Figure 2.12
			System clock source is HOCO (4 MHz) VCC = 1.6 V to 1.8 V		_	6.6	7.3	μs	

Note 1. The division ratio of ICLK is the minimum division ratio within the allowable frequency range. The recovery time is determined by the system clock source.

Table 2.19 Timing of recovery from low power modes (2)

Parameter			Symbol	Min	Тур	Max	Unit	Test conditions	
Recovery time from Software Standby mode*1	Middle-speed mode		System clock source is HOCO (24 MHz) VCC = 1.8 V to 5.5 V	t <sub>SBYHO</sub>	_	4.9	5.5	μs	Figure 2.12
			System clock source is HOCO (3 MHz) VCC = 1.6 V to 1.8 V		_	7.4	8.1	μs	

Note 1. The division ratio of ICLK is the minimum division ratio within the allowable frequency range. The recovery time is determined by the system clock source.

# Table 2.20 Timing of recovery from low power modes (3)

Parameter			Symbol	Min	Тур	Max	Unit	Test conditions
Recovery time from Software Standby mode*1	Low-speed mode	System clock source is HOCO (2 MHz)	t <sub>SBYHO</sub>	_	9.1	9.9	μs	Figure 2.12

Note 1. The division ratio of ICLK is the minimum division ratio within the allowable frequency range. The recovery time is determined by the system clock source.

# Table 2.21 Timing of recovery from low power modes (4)

Parameter			Symbol	Min	Тур	Max	Unit	Test conditions
Recovery time from Software Standby mode*1		System clock source is LOCO (32.768 kHz)	tsbylo	1	0.29	0.36	ms	Figure 2.12

Note 1. The LOCO itself continues oscillating in Software Standby mode during Subosc-speed mode.




Figure 2.12 Software Standby mode cancellation timing

Table 2.22 Timing of recovery from low power modes (5)

Parameter			Symbol	Min	Тур	Max	Unit	Test conditions
Recovery time from Software Standby mode to Snooze mode	High-speed	SBYCR.FWKUP = 0	t <sub>SNZ</sub>	_	– 4.1 4.4 μs Figu	Figure 2.13		
	mode System clock source is HOCO	SBYCR.FWKUP = 1		_	0.9	1.0	μs	
	Middle-speed mode System clock source is HOCO (24 MHz) VCC = 1.8 V to 5.5 V		t <sub>SNZ</sub>	_	4.2	4.4	μs	
	System clock sour	Middle-speed mode System clock source is HOCO (3 MHz) /CC = 1.6 V to 1.8 V		_	4.8	5.3	μs	
	Low-speed mode System clock source is MOCO (2 MHz)		t <sub>SNZ</sub>	_	4.0	5.4	μs	




Figure 2.13 Recovery timing from Software Standby mode to Snooze mode

### 2.5 Peripheral Function Characteristics

## 2.5.1 Serial Array Unit (SAU)

Table 2.23 In UART communications with devices operating at the same voltage levels

Conditions: VCC = 1.6 to 5.5 V. VSS = 0 V. Ta = -40 to +125°C

				High-sp mode	peed	Middle- mode	speed	Low-sp mode	eed		Test
Parameter		Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Conditions	
Transfer	1.6 V ≤ VCC ≤ 5.5 V		_	_	f <sub>MCK</sub> /6	_	f <sub>MCK</sub> /6	_	f <sub>MCK</sub> /6	bps	Figure 2.15
rate*1		Theoretical value of the maximum transfer rate $f_{MCK}$ = PCLKB*2		_	5.3	_	4	_	0.33	Mbps	

Note 1. The transfer rate in SNOOZE mode is within the range from 4800 to 9600 bps when SBYCR.FWKUP = 0, and within the range from 4800 to 115200 bps when SBYCR.FWKUP = 1.

Note 2. The maximum operating frequencies of the peripheral module clock (PCLKB) are as follows.

High-speed mode: 32 MHz (1.8 V  $\leq$  VCC  $\leq$  5.5 V), 4 MHz (1.6 V  $\leq$  VCC  $\leq$  5.5 V)

Middle-speed mode: 24 MHz (1.8 V ≤ VCC ≤ 5.5 V), 4 MHz (1.6 V ≤ VCC ≤ 5.5 V)

Low-speed mode: 2 MHz (1.6 V  $\leq$  VCC  $\leq$  5.5 V)

Note: Select the normal input buffer for the RXDq pin and the normal output mode for the TXDq pin by using the Port gh Pin Function Select Register (PghPFS A.PIM and PghPFS A.NCODR).

gh: Port number (gh = 100, 101, 109, 110, 212, 213, 402, 403, 501, 502)




Figure 2.14 Connection in the UART communications with devices operating at the same voltage levels




Figure 2.15 Bit width in the UART communications when interfacing devices operate at the same voltage level (reference)

Note: • q: UART number (q = 0 to 2), gh: Port number (gh = 100, 101, 109, 110, 212, 213, 402, 403, 501, 502)

f<sub>MCK</sub>: Serial array unit operation clock frequency
 To set this operating clock, set the CKS bit in the serial mode register mn (SMRmn).
 m: Unit number, n: Channel number (mn = 00 to 03, 10, 11)

Table 2.24 In simplified SPI communications in the master mode with devices operating at the same voltage levels with the internal SCKp clock (the ratings below are only applicable to SPI00)

Conditions: VCC = 2.7 to 5.5 V, VSS = 0 V, Ta = -40 to +85°C

				High-speed mo	ode	Middle-speed n	node	Low-speed mod	de		Test
Parameter	arameter		Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Conditions
SCKp cycle time	t <sub>KCY1</sub> ≥ 2/	4.0 V ≤ VCC ≤ 5.5 V	t <sub>KCY1</sub>	62.5	_	83.3	_	1000	_	ns	Figure 2.17
	PCLKB	2.7 V ≤ VCC ≤ 5.5 V	1	83.3	_	125	_	1000	_	ns	Figure 2.18
SCKp high-/low- level width		5 V	t <sub>KH1</sub> , t <sub>KL1</sub>	t <sub>KCY1</sub> /2 - 7	_	t <sub>KCY1</sub> /2 - 10	_	t <sub>KCY1</sub> /2 - 50	_	ns	
level width	2.7 V ≤ VCC ≤ 5.	2.7 V ≤ VCC ≤ 5.5 V		t <sub>KCY1</sub> /2 - 10	_	t <sub>KCY1</sub> /2 - 15	_	t <sub>KCY1</sub> /2 - 50	_	ns	
SIp setup time	4.0 V ≤ VCC ≤ 5.5 V		t <sub>SIK1</sub>	23	_	33	_	110	_	ns	
(to SCKp↑)*1	2.7 V ≤ VCC ≤ 5.	5 V	1	33	_	50	_	110	_	ns	
SIp hold time (from SCKp↑)*1	2.7 V ≤ VCC ≤ 5.	5 V	t <sub>KSI1</sub>	10	_	10	_	10	_	ns	
Delay time from SCKp↓ to SOp output*2	C = 20 pF*3		t <sub>KSO1</sub>	_	10	_	10	_	10	ns	

- Note 1. The setting applies when SCRmn.DCP0[1:0] = 00b or 11b. The setting for the SIp setup time becomes to SCKp↓ and that for the SIp hold time becomes from SCKp↓ when SCRmn.DCP0[1:0] = 01b or 10b.
- Note 2. This setting applies when SCRmn.DCP0[1:0] = 00b or 11b. The setting for the delay time to SOp output becomes from SCKp↑ when SCRmn.DCP0[1:0] = 01b or 10b.
- Note 3. C is the load capacitance of the SCKp and SOp output lines.

Note: Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using the Port gh Pin Function Select Register (PghPFS\_A.PIM and PghPFS\_A.NCODR).

Note: • The listed times are only valid when the peripheral I/O redirect function of SPI00 is not in use.

- p: Simplified SPI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), gh: Port number (gh = 100 to 103, 112, 201, 500 to 502)
- f<sub>MCK</sub>: Serial array unit operation clock frequency
   To set this operating clock, use the CKS bit in the serial mode register mn (SMRmn).
   m: Unit number, n: Channel number (mn = 00)



Table 2.25 In simplified SPI communications in the master mode with devices operating at the same voltage levels with the internal SCKp clock

Conditions: VCC = 1.6 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

				High-speed m	ode	Middle-speed	mode	Low-speed mo	de		Test
Parameter			Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Conditions
SCKp cycle time	t <sub>KCY1</sub> ≥ 4/	2.7 V ≤ VCC ≤ 5.5 V	t <sub>KCY1</sub>	125	_	166	_	2000	_	ns	Figure 2.17
	PCLKB	2.4 V ≤ VCC ≤ 5.5 V		250	_	250	_	2000	_	ns	Figure 2.18
		1.8 V ≤ VCC ≤ 5.5 V		500	_	500	_	2000	_	ns	
		1.6 V ≤ VCC ≤ 5.5 V		1000	_	1000	_	2000	_	ns	
SCKp high-/low-level width	4.0 V ≤ VCC ≤ 5.5	5 V	t <sub>KH1</sub> , t <sub>KL1</sub>	t <sub>KCY1</sub> /2 - 12	_	t <sub>KCY1</sub> /2 - 21	_	t <sub>KCY1</sub> /2 - 50	_	ns	
width	2.7 V ≤ VCC ≤ 5.5	5 V	1	t <sub>KCY1</sub> /2 - 18	_	t <sub>KCY1</sub> /2 - 25	_	t <sub>KCY1</sub> /2 - 50	_	ns	
	2.4 V ≤ VCC ≤ 5.5	5 V		t <sub>KCY1</sub> /2 - 38	_	t <sub>KCY1</sub> /2 - 38	_	t <sub>KCY1</sub> /2 - 50	_	ns	
	1.8 V ≤ VCC ≤ 5.5	5 V	1	t <sub>KCY1</sub> /2 - 50	_	t <sub>KCY1</sub> /2 - 50	_	t <sub>KCY1</sub> /2 - 50	_	ns	
	1.6 V ≤ VCC ≤ 5.5	5 V		t <sub>KCY1</sub> /2 - 100	_	t <sub>KCY1</sub> /2 - 100	_	t <sub>KCY1</sub> /2 - 100	_	ns	
SIp setup time	4.0 V ≤ VCC ≤ 5.5	5 V	t <sub>SIK1</sub>	44	_	54	_	110	_	ns	
(to SCKp↑) <sup>*1</sup>	2.7 V ≤ VCC ≤ 5.5	5 V		44	_	54	_	110	_	ns	
	2.4 V ≤ VCC ≤ 5.5	5 V		75	_	75	_	110	_	ns	
	1.8 V ≤ VCC ≤ 5.	5 V		110	_	110	_	110	_	ns	
	1.6 V ≤ VCC ≤ 5.	5 V		220	_	220	_	220	_	ns	
SIp hold time (from SCKp↑)*1	1.6 V ≤ VCC ≤ 5.8	5 V	t <sub>KSI1</sub>	19	-	19	-	19	_	ns	
Delay time from SCKp↓ to SOp output*2	1.6 V ≤ VCC ≤ 5.8 C = 30 pF*3	5 V	t <sub>KSO1</sub>	_	25	_	25	_	25	ns	

Note 1. This setting applies when SCRmn.DCP[1:0] = 00b or 11b. The setting for the SIp setup time becomes to SCKp↓ and that for the SIp hold time becomes from SCKp↓ when SCRmn.DCP[1:0] = 01b or 10b.

Note 3. C is the load capacitance of the SCKp and SOp output lines.

Note: Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using the Port gh Pin Function Select Register (PghPFS\_A.PIM and PghPFS\_A.NCODR).

Note:

- p: Simplified SPI number (p = 00, 01, 10, 11, 20, 21), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), gh: Port number (gh = 100 to 106, 109, 110, 112 to 115, 201, 204 to 208, 212, 213, 301 to 303, 402, 403, 407, 409 to 411, 500 to 502, 915)
- f<sub>MCK</sub>: Serial array unit operation clock frequency
   To set this operating clock, use the CKS bit in the serial mode register mn (SMRmn).
   m: Unit number, n: Channel number (mn = 00 to 03, 10, 11)

Note 2. This setting applies when SCRmn.DCP[1:0] = 00b or 11b. The setting for the delay time to SOp output becomes from SCKp↑ when SCRmn.DCP[1:0] = 01b or 10b.

Table 2.26 In simplified SPI communications in the slave mode with devices operating at the same voltage levels with the SCKp external clock

Conditions: VCC = 1.6 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

				High-speed	mode	Middle-speed	mode	Low-speed me	ode		Test
Item	Conditions		Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Conditions
SCKp cycle	4.0 V ≤ VCC ≤ 5.5 V	20 MHz < f <sub>MCK</sub>	t <sub>KCY2</sub>	8/f <sub>MCK</sub>	_	8/f <sub>MCK</sub>	_	_	_	ns	Figure 2.17
time*4		f <sub>MCK</sub> ≤ 20 MHz		6/f <sub>MCK</sub>	_	6/f <sub>MCK</sub>	_	6/f <sub>MCK</sub>	_	ns	Figure 2.18
	2.7 V ≤ VCC ≤ 5.5 V	16 MHz < f <sub>MCK</sub>		8/f <sub>MCK</sub>	_	8/f <sub>MCK</sub>	_	_	_	ns	7
		f <sub>MCK</sub> ≤ 16 MHz		6/f <sub>MCK</sub>	_	6/f <sub>MCK</sub>	_	6/f <sub>MCK</sub>	_	ns	
	2.4 V ≤ VCC ≤ 5.5 V			Greater of: 6/f <sub>MCK</sub> or 500	_	Greater of: 6/ f <sub>MCK</sub> or 500	_	Greater of: 6/ f <sub>MCK</sub> or 500	_	ns	
	1.8 V ≤ VCC ≤ 5.5 V			Greater of: 6/f <sub>MCK</sub> or 750	_	Greater of: 6/ f <sub>MCK</sub> or 750	_	Greater of: 6/ f <sub>MCK</sub> or 750	_	ns	
	1.6 V ≤ VCC ≤ 5.5 V			Greater of: 6/f <sub>MCK</sub> or 1500	_	Greater of: 6/ f <sub>MCK</sub> or 1500	_	Greater of: 6/ f <sub>MCK</sub> or 1500	_	ns	
SCKp high-/low-	4.0 V ≤ VCC ≤ 5.5 V		t <sub>KH2</sub> ,	t <sub>KCY2</sub> /2 - 7	_	t <sub>KCY2</sub> /2 - 7	_	t <sub>KCY2</sub> /2 - 7	_	ns	7
level width	2.7 V ≤ VCC ≤ 5.5 V	t <sub>KL2</sub>	t <sub>KCY2</sub> /2 - 8	_	t <sub>KCY2</sub> /2 - 8	_	t <sub>KCY2</sub> /2 - 8	_	ns	7	
	1.8 V ≤ VCC ≤ 5.5 V	1	t <sub>KCY2</sub> /2 - 18	_	t <sub>KCY2</sub> /2 - 18	_	t <sub>KCY2</sub> /2 - 18	_	ns	7	
	1.6 V ≤ VCC ≤ 5.5 V			t <sub>KCY2</sub> /2 - 66	_	t <sub>KCY2</sub> /2 - 66	_	t <sub>KCY2</sub> /2 - 66	_	ns	7
SIp setup time (to SCKp↑)*1	2.7 V ≤ VCC ≤ 5.5 V		t <sub>SIK2</sub>	1/f <sub>MCK</sub> + 20	_	1/f <sub>MCK</sub> + 30	_	1/f <sub>MCK</sub> + 30	_	ns	
(to SCKPT)	1.8 V ≤ VCC ≤ 5.5 V			1/f <sub>MCK</sub> + 30	_	1/f <sub>MCK</sub> + 30	_	1/f <sub>MCK</sub> + 30	_	ns	
	1.6 V ≤ VCC ≤ 5.5 V			1/f <sub>MCK</sub> + 40	_	1/f <sub>MCK</sub> + 40	_	1/f <sub>MCK</sub> + 40	_	ns	
Slp hold time (from SCKp↑)*1	1.8 V ≤ VCC ≤ 5.5 V		t <sub>KSI2</sub>	1/f <sub>MCK</sub> + 31	_	1/f <sub>MCK</sub> + 31	_	1/f <sub>MCK</sub> + 31	_	ns	
(IIOIII SCKP )	1.6 V ≤ VCC ≤ 5.5 V			1/f <sub>MCK</sub> + 250	_	1/f <sub>MCK</sub> + 250	_	1/f <sub>MCK</sub> + 250	_	ns	
Delay time from SCKp↓ to SOp		2.7 V ≤ VCC ≤ 5.5 V	t <sub>KSO2</sub>	_	2/f <sub>MCK</sub> + 44	_	2/f <sub>MCK</sub> + 110	_	2/f <sub>MCK</sub> + 110	ns	
output*2		2.4 V ≤ VCC ≤ 5.5 V		_	2/f <sub>MCK</sub> + 75	_	2/f <sub>MCK</sub> + 110	_	2/f <sub>MCK</sub> + 110	ns	
		1.8 V ≤ VCC ≤ 5.5 V		_	2/f <sub>MCK</sub> + 110	_	2/f <sub>MCK</sub> + 110	_	2/f <sub>MCK</sub> + 110	ns	
		1.6 V ≤ VCC ≤ 5.5 V		_	2/f <sub>MCK</sub> + 220	_	2/f <sub>MCK</sub> + 220	_	2/f <sub>MCK</sub> + 220	ns	

Note 1. This setting applies when SCRmn.DCP[1:0] = 00b or 11b. The setting for the SIp setup time becomes to SCKp↓ and that for the SIp hold time becomes from SCKp↓ when SCRmn.DCP[1:0] = 01b or 10b.

- Note 3. C is the load capacitance of the SOp output line.
- Note 4. Transfer rate in the Snooze mode is 1 Mbps at the maximum.

Note: Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using the Port gh Pin Function Select Register (PghPFS\_A.PIM and PghPFS\_A.NCODR).

Note:

- p: Simplified SPI number (p = 00, 01, 10, 11, 20, 21), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), gh: Port number (gh = 100 to 106,109,110,112 to 115, 201, 204 to 208, 212, 213, 301 to 303, 402, 403, 407, 409 to 411, 500 to 502, 915)
- f<sub>MCK</sub>: Serial array unit operation clock frequency
   To set this operating clock, use the CKS bit in the serial mode register mn (SMRmn).
   m: Unit number, n: Channel number (mn = 00 to 03, 10, 11)

Note 2. This setting applies when SCRmn.DCP[1:0] = 00b or 11b. The setting for the delay time to SOp output becomes from SCKp↑ when SCRmn.DCP[1:0] = 01b or 10b.




Figure 2.16 Connection in the simplified SPI communications with devices operating at the same voltage levels




Figure 2.17 Timing of serial transfer in the simplified SPI communications with devices operating at the same voltage levels when SCRmn.DCP[1:0] = 00b or 11b




Figure 2.18 Timing of serial transfer in the simplified SPI communications with devices operating at the same voltage levels when SCRmn.DCP[1:0] = 01b or 10b

Note: • p: Simplified SPI number (p = 00, 01, 10, 11, 20, 21)

• m: Unit number, n: Channel number (mn = 00 to 03, 10, 11)

Table 2.27 In simplified IIC communications with devices operating at the same voltage levels (1 of 2)

			High-spee	d mode	Middle-sp	eed mode	Low-speed	d mode		Test
Parameter		Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Conditions
SCLr clock frequency	2.7 V ≤ VCC ≤ 5.5 V, $C_b = 50 \text{ pF},$ $R_b = 2.7 \text{ k}\Omega$	f <sub>SCL</sub>	_	1000*1	_	1000*1	_	400*1	kHz	Figure 2.20
	$1.8 \text{ V} \leq \text{VCC} \leq 5.5 \text{ V},$ $C_b = 100 \text{ pF},$ $R_b = 3 \text{ k}\Omega$		_	400*1	_	400*1	_	400*1	kHz	
	1.8 V ≤ VCC < 2.7 V, $C_b = 100 \text{ pF},$ $R_b = 5 \text{ k}\Omega$		_	300*1	_	300*1	_	300 <sup>*1</sup>	kHz	
	1.6 V ≤ VCC < 1.8 V, $C_b = 100 \text{ pF},$ $R_b = 5 \text{ k}\Omega$		_	250*1	_	250*1	_	250 <sup>*1</sup>	kHz	
Hold time when SCLr is low	$2.7 \text{ V} \leq \text{VCC} \leq 5.5 \text{ V},$ $C_b = 50 \text{ pF},$ $R_b = 2.7 \text{ k}\Omega$	t <sub>LOW</sub>	475	_	475	_	1150	_	ns	
	$1.8 \text{ V} \leq \text{VCC} \leq 5.5 \text{ V},$ $C_b = 100 \text{ pF},$ $R_b = 3 \text{ k}\Omega$		1150	_	1150	_	1150	_	ns	
	1.8 V ≤ VCC < 2.7 V, $C_b = 100 \text{ pF},$ $R_b = 5 \text{ k}\Omega$		1550	_	1550	_	1550	_	ns	
	1.6 V ≤ VCC < 1.8 V, $C_b = 100 \text{ pF},$ $R_b = 5 \text{ k}\Omega$		1850	_	1850	_	1850	_	ns	
Hold time when SCLr is high	$2.7 \text{ V} \leq \text{VCC} \leq 5.5 \text{ V},$ $C_b = 50 \text{ pF},$ $R_b = 2.7 \text{ k}\Omega$	t <sub>HIGH</sub>	475	_	475	_	1150	_	ns	
- - - - - -	$1.8 \text{ V} \leq \text{VCC} \leq 5.5 \text{ V},$ $C_b = 100 \text{ pF},$ $R_b = 3 \text{ k}\Omega$		1150	_	1150	_	1150	_	ns	
	1.8 V ≤ VCC < 2.7 V, $C_b = 100 \text{ pF},$ $R_b = 5 \text{ k}\Omega$		1550	_	1550	_	1550	_	ns	
	1.6 V ≤ VCC < 1.8 V, $C_b = 100 \text{ pF},$ $R_b = 5 \text{ k}\Omega$		1850	_	1850	_	1850	_	ns	

Table 2.27 In simplified IIC communications with devices operating at the same voltage levels (2 of 2)

Conditions: VCC = 1.6 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

			High-speed mo	ode	Middle-speed i	mode	Low-speed mo	de		Test
Parameter		Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Conditions
Data setup time (reception)	2.7 V $\leq$ VCC $\leq$ 5.5 V, C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ	t <sub>SU:DAT</sub>	1/f <sub>MCK</sub> + 85*2	_	1/f <sub>MCK</sub> +85*2	_	1/f <sub>MCK</sub> +145*2	_	ns	Figure 2.20
	1.8 V ≤ VCC ≤ 5.5 V, $C_b = 100 \text{ pF},$ $R_b = 3 \text{ k}\Omega$		1/f <sub>MCK</sub> + 145*2	_	1/f <sub>MCK</sub> + 145*2	_	1/f <sub>MCK</sub> +145*2	_	ns	
	1.8 V ≤ VCC < 2.7 V, $C_b = 100 \text{ pF},$ $R_b = 5 \text{ k}\Omega$		1/f <sub>MCK</sub> + 230*2	_	1/f <sub>MCK</sub> + 230*2	_	1/f <sub>MCK</sub> + 230*2	_	ns	
	1.6 V ≤ VCC < 1.8 V, $C_b = 100 \text{ pF},$ $R_b = 5 \text{ k}\Omega$		1/f <sub>MCK</sub> + 290*2	_	1/f <sub>MCK</sub> + 290*2	_,	1/f <sub>MCK</sub> + 290*2	_	ns	
Data hold time (transmission)	$2.7 \text{ V} \le \text{VCC} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF},$ $R_b = 2.7 \text{ k}\Omega$	t <sub>HD:DAT</sub>	0	305	0	305	0	305	ns	
	1.8 V ≤ VCC ≤ 5.5 V, $C_b = 100 \text{ pF},$ $R_b = 3 \text{ k}\Omega$		0	355	0	355	0	355	ns	
	1.8 V ≤ VCC < 2.7 V, $C_b = 100 \text{ pF},$ $R_b = 5 \text{ k}\Omega$		0	405	0	405	0	405	ns	
	1.6 V ≤ VCC < 1.8 V, $C_b$ = 100 pF, $R_b$ = 5 kΩ		0	405	0	405	0	405	ns	

Note 1. The listed times must be no greater than  $f_{\mbox{MCK}}/4$ .

Note 2. Set  $f_{\mbox{\scriptsize MCK}}$  so that it does not exceed the hold time when SCLr is low or high.

Note: Select the normal input buffer and the N-ch open drain output [withstand voltage of VCC] mode for the SDAr pin and the normal output mode for the SCLr pin by using the Port gh Pin Function Select Register (PghPFS\_A.PIM and PghPFS\_A.NCODR).




Figure 2.19 Connection in the simplified IIC communications with devices operating at the same voltage levels




Figure 2.20 Timing of serial transfer in the simplified IIC communications with devices operating at the same voltage levels

Note:

- R<sub>b</sub>[Ω]: Communication line (SDAr) pull-up resistance, C<sub>b</sub>[F]: Communication line (SDAr, SCLr) load capacitance
- r: IIC number (r = 00, 01, 10, 11, 20, 21), gh: Port number (gh = 100, 102, 104, 105, 110, 112, 114, 115, 201, 204, 205, 207, 208, 212, 301, 302, 403, 407, 409 to 411, 500, 502)
- f<sub>MCK</sub>: Serial array unit operation clock frequency
   To set this operating clock, use the CKSmn bit in the serial mode register mn (SMRmn).
   m: Unit number, n: Channel number (mn = 00 to 03, 10, 11)

Table 2.28 In UART communications with devices operating at different voltage levels (1.8 V, 2.5 V, 3 V) (1)

Conditions: VCC = 1.8 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

					High-s	peed mode	Middle-	speed mode	Low-sp	oeed mode		Test
Para	amet	er		Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Conditions
Transfer rate	Reception	$4.0 \text{ V} \le \text{VCC} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V}$		_	_	f <sub>MCK</sub> /6*1	_	f <sub>MCK</sub> /6*1	_	f <sub>MCK</sub> /6*1	bps	Figure 2.22
Tra	E.		Theoretical value of the maximum transfer rate $f_{MCK} = PCLKB^{*3}$		_	5.3	_	4	_	0.33	Mbps	
		$2.7 \text{ V} \le \text{VCC} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V}$			_	f <sub>MCK</sub> /6*1	_	f <sub>MCK</sub> /6*1	_	f <sub>MCK</sub> /6*1	bps	
			Theoretical value of the maximum transfer rate $f_{MCK^{*3}} = PCLKB^{*3}$		_	5.3	_	4	_	0.33	Mbps	
		1.8 V ≤ VCC < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V			_	f <sub>MCK</sub> /6*1	_	f <sub>MCK</sub> /6*1 *2	_	f <sub>MCK</sub> /6*1 *2	bps	
			Theoretical value of the maximum transfer rate $f_{MCK} = PCLKB^{*3}$		_	5.3	_	4	_	0.33	Mbps	

- Note 1. Transfer rate in the Snooze mode is within the range from 4800 to 9600 bps.
- Note 2. Use this rate with VCC  $\geq V_b$ .
- Note 3. The maximum operating frequencies of the system clock (PCLKB) are: High-speed mode: 32 MHz (1.8 V  $\leq$  VCC  $\leq$  5.5 V), 4 MHz (1.6 V  $\leq$  VCC  $\leq$  5.5 V) Middle-speed mode: 24 MHz (1.8 V  $\leq$  VCC  $\leq$  5.5 V), 4 MHz (1.6 V  $\leq$  VCC  $\leq$  5.5 V) Low-speed mode: 2 MHz (1.6 V  $\leq$  VCC  $\leq$  5.5 V)

Note: Select the TTL input buffer for the RXDq pin and the N-ch open drain output [withstand voltage of VCC] mode for the TXDq pin by using the Port gh Pin Function Select Register (PghPFS\_A.PIM and PghPFS\_A.NCODR). For  $V_{IH}$  and  $V_{IL}$ , see the DC characteristics with the TTL input buffer selected.

Note: • V<sub>b</sub>[V]: Communication line voltage

• q: UART number (q = 0 to 2), gh: Port number (gh = 100, 101, 109, 110, 212, 213, 402, 403, 501, 502)

f<sub>MCK</sub>: Serial array unit operation clock frequency To set this operating clock, use the CKS bit in the serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10, 11)

Communications by using P212 and P213 with devices operating at different voltage levels are not possible since P212PFS\_A and P213PFS\_A registers do not have PIM bit.

In UART communications with devices operating at different voltage levels (1.8 V, 2.5 V, 3 V) **Table 2.29** 

Conditions: VCC = 1.8 to 5.5 V, VSS =  $\underline{0}$  V, Ta = -40 to +125°C

					High-spe	ed mode	Middle-sp	eed mode	Low-spe	ed mode		Test
Par	amet	ter		Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Conditions
Transfer rate	Transmission	4.0 V ≤ VCC ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V		_	_	*1	_	*1	_	*1	bps	Figure 2.22
Trai	Tran		Theoretical value of the maximum transfer rate $C_b$ = 50 pF, $R_b$ = 1.4 k $\Omega$ , $V_b$ = 2.7 V		_	2.8*2	_	2.8*2	_	2.8*2	Mbps	
		2.7 V ≤ VCC < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V			_	*3	_	*3	_	*3	bps	
			Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF},$ $R_b = 2.7 \text{ k}\Omega,$ $V_b = 2.3 \text{ V}$		_	1.2*4	_	1.2*4	_	1.2*4	Mbps	
		1.8 V $\leq$ VCC $<$ 3.3 V, 1.6 V $\leq$ V <sub>b</sub> $\leq$ 2.0 V			_	*5 *6	_	*5 *6	_	*5 *6	bps	
			Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF},$ $R_b = 5.5 \text{ k}\Omega,$ $V_b = 1.6 \text{ V}$		_	0.43*7	_	0.43*7	_	0.43*7	Mbps	

Note 1. The smaller maximum transfer rate derived by using f<sub>MCK</sub>/6 or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when 4.0 V  $\leq$  VCC  $\leq$  5.5 V, 2.7 V  $\leq$  V<sub>b</sub>  $\leq$  4.0 V

Maximum transfer rate = 
$$\frac{1}{\left\{-C_b \times R_b \times \ln\left(1 - \frac{2.2}{V_b}\right)\right\} \times 3} [bps]$$
Baud rate error (theoretical value) = 
$$\frac{1}{\frac{1}{\text{Transfer rate}} \times 2} - \left\{-C_b \times R_b \times \ln\left(1 - \frac{2.2}{V_b}\right)\right\}}{\left(\frac{1}{\text{Transfer rate}}\right) \times \text{Number of transferred bits}} \times 100[\%]$$
This value is the theoretical value of the relative difference between the transmission and recent

This value is the theoretical value of the relative difference between the transmission and reception sides.

Note 2. This rate is calculated as an example when the conditions described in the Conditions column are met. See \*1 above to calculate the maximum transfer rate under the conditions of the customer.

Note 3. The smaller maximum transfer rate derived by using f<sub>MCK</sub>/6 or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when 2.7 V  $\leq$  VCC < 4.0 V, 2.3 V  $\leq$  V<sub>b</sub>  $\leq$  2.7 V

Maximum transfer rate = 
$$\frac{1}{\left\{-C_b \times R_b \times \ln\left(1 - \frac{2.0}{V_b}\right)\right\} \times 3} [bps]$$
Baud rate error (theoretical value) = 
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \left\{-C_b \times R_b \times \ln\left(1 - \frac{2.0}{V_b}\right)\right\}}{\left(\frac{1}{\text{Transfer rate}}\right) \times \text{Number of transferred bits}} \times 100[\%]$$

This value is the theoretical value of the relative difference between the transmission and reception sides.

Note 4. This rate is calculated as an example when the conditions described in the Conditions column are met. See \*3 above to calculate the maximum transfer rate under the conditions of the customer.

Note 5. Use this rate with VCC  $\geq V_b$ .

Note 6. The smaller maximum transfer rate derived by using  $f_{MCK}/6$  or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when 1.8 V  $\leq$  VCC < 3.3 V, 1.6 V  $\leq$  V $_b$   $\leq$  2.0 V

Maximum transfer rate = 
$$\frac{1}{\left\{-C_b \times R_b \times \ln\left(1 - \frac{1.5}{V_b}\right)\right\} \times 3} [bps]$$

Baud rate error (theoretical value) = 
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \left\{ -C_b \times R_b \times \ln\left(1 - \frac{1.5}{V_b}\right) \right\}}{\left(\frac{1}{\text{Transfer rate}}\right) \times \text{Number of transferred bits}} \times 100 [\%]$$

This value is the theoretical value of the relative difference between the transmission and reception sides.

Note 7. This rate is calculated as an example when the conditions described in the Conditions column are met. See \*6 above to calculate the maximum transfer rate under the conditions of the customer.

Note: Select the TTL input buffer for the RXDq pin and the N-ch open drain output [withstand voltage of VCC] mode for the TXDq pin by using the Port gh Pin Function Select Register (PghPFS\_A.PIM and PghPFS\_A.NCODR). For V<sub>IH</sub> and V<sub>II</sub>, see the DC characteristics with the TTL input buffer selected.




Figure 2.21 In UART communications with devices operating at different voltage levels




Figure 2.22 Bit width in the UART communications with devices operating at different voltage levels (reference)

Note: •  $R_b[\Omega]$ : Communication line (TXDq) pull-up resistance,  $C_b[F]$ : Communication line (TXDq) load capacitance,  $V_b[V]$ : Communication line voltage

- q: UART number (q = 0 to 2), gh: Port number (gh = 100, 101, 109, 110, 212, 213, 402, 403, 501, 502)
- f<sub>MCK</sub>: Serial array unit operation clock frequency
   To set this operating clock, use the CKS bit in the serial mode register mn (SMRmn).
   m: Unit number, n: Channel number (mn = 00 to 03, 10, 11)
- Communications by using P212 and P213 with devices operating at different voltage levels are not possible since P212PFS\_A and P213PFS\_A registers do not have PIM bit.

Table 2.30 In simplified SPI communications in the master mode with devices operating at different voltage levels (2.5 V or 3 V) with the internal SCKp clock (the ratings below are only applicable to SPI00)

Conditions: VCC = 2.7 to 5.5 V, VSS = 0 V, Ta = -40 to +105°C

				High-speed	mode	Middle-spee mode	ed	Low-speed	mode		Test
Parameter			Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Conditions
SCKp cycle time	t <sub>KCY1</sub> ≥ 2/PCLKB	$4.0 \text{ V} \le \text{VCC} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $C_b = 20 \text{ pF},$ $R_b = 1.4 \text{ kΩ}$	t <sub>KCY1</sub>	200	_	200	_	2300	_	ns	Figure 2.24 Figure 2.25
		2.7 V ≤ VCC < 4.0 V, 2.3 V ≤ $V_b$ ≤ 2.7 V, $C_b$ = 20 pF, $R_b$ = 2.7 kΩ		300	_	300	_	2300	_	ns	
SCKp high-level width	$4.0 \text{ V} \le \text{VCC} \le 5.5 \text{ V}$ $2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V}, \text{ C}$	$C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$	t <sub>KH1</sub>	t <sub>KCY1</sub> /2 - 50	_	t <sub>KCY1</sub> /2 - 50	_	t <sub>KCY1</sub> /2 - 50	_	ns	
widiii	$2.7 \text{ V} \le \text{VCC} < 4.0 \text{ V}$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V}, \text{ C}$	$C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$		t <sub>KCY1</sub> /2 - 120	_	t <sub>KCY1</sub> /2 - 120	_	t <sub>KCY1</sub> /2 - 120	_	ns	
SCKp low-level	4.0 V ≤ VCC ≤ 5.5 V 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, 0	$C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$	t <sub>KL1</sub>	t <sub>KCY1</sub> /2 -7	_	t <sub>KCY1</sub> /2 -7	_	t <sub>KCY1</sub> /2 - 50	_	ns	
width	2.7 V ≤ VCC < 4.0 V 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C	$C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$		t <sub>KCY1</sub> /2 - 10	_	t <sub>KCY1</sub> /2 - 10	_	t <sub>KCY1</sub> /2 - 50	_	ns	
SIp setup time (to	$4.0 \text{ V} \le \text{VCC} \le 5.5 \text{ V}$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V}, \text{ C}$	$C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$	t <sub>SIK1</sub>	58	_	58	_	479	_	ns	
SCKp↑)*1	2.7 V ≤ VCC < 4.0 V 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C	$C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$		121	_	121	_	479	_	ns	
Slp hold time (from	$4.0 \text{ V} \le \text{VCC} \le 5.5 \text{ V}$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V}, \text{ C}$	$C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$	t <sub>KSI1</sub>	10	_	10	_	10	_	ns	
SCKp↑)*1	2.7 V ≤ VCC < 4.0 V 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, 0	$C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$		10	_	10	_	10	_	ns	
Delay time from	$4.0 \text{ V} \le \text{VCC} \le 5.5 \text{ V}$ $2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V}, \text{ C}$	$C_b = 20 \text{ pF, } R_b = 1.4 \text{ k}\Omega$	t <sub>KSO1</sub>	_	60	_	60	_	60	ns	
SCKp↓ to SOp output*1	$2.7 \text{ V} \le \text{VCC} < 4.0 \text{ V}$ $2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V}, \text{ C}$	$C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$		_	130	_	130	_	130	ns	
SIp setup time	$4.0 \text{ V} \le \text{VCC} \le 5.5 \text{ V}$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V}, \text{ C}$	$C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$	t <sub>SIK1</sub>	23	_	23	_	110	_	ns	
(to SCKp↓) <sup>*2</sup>	$2.7 \text{ V} \le \text{VCC} < 4.0 \text{ V}$ $2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V}, \text{ C}$	$C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$		33	_	33	_	110	_	ns	
Slp hold time	$4.0 \text{ V} \le \text{VCC} \le 5.5 \text{ V}$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V}, \text{ C}$	$C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$	t <sub>KSI1</sub>	10	_	10	_	10	_	ns	
(from SCKp↓) <sup>*2</sup>	$2.7 \text{ V} \le \text{VCC} < 4.0 \text{ V}$ $2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V}, \text{ C}$	$C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$		10	_	10	_	10	_	ns	
Delay time from	$4.0 \text{ V} \le \text{VCC} \le 5.5 \text{ V}$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V}, \text{ C}$	$C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$	t <sub>KSO1</sub>	_	10	_	10	_	10	ns	
SCKp↑ to SOp output*2	$2.7 \text{ V} \le \text{VCC} < 4.0 \text{ V}$ $2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V}, \text{ C}$	$C_b = 20 \text{ pF, } R_b = 2.7 \text{ k}\Omega$		_	10	_	10	_	10	ns	

Note 1. This setting applies when SCRmn.DCP[1:0] = 00b or 11b.

Note 2. This setting applies when SCRmn.DCP[1:0] = 01b or 10b.

Note: Select the TTL input buffer for the SIp pin and the N-ch open drain output [withstand voltage of VCC] mode for the SOp pin and SCKp pin by using the Port gh Pin Function Select Register (PghPFS\_A.PIM and PghPFS\_A.NCODR). For  $V_{IH}$  and  $V_{IL}$ , see the DC characteristics with the TTL input buffer selected.

Note:

- $R_b[\Omega]$ : Communication line (SCKp, SOp) pull-up resistance,  $C_b[F]$ : Communication line (SCKp, SOp) load capacitance,  $V_b[V]$ : Communication line voltage
- p: Simplified SPI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), gh: Port number (gh = 100 to 103, 112, 201, 500 to 502)
- f<sub>MCK</sub>: Serial array unit operation clock frequency

To set this operating clock, use the CKSmn bit in the serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00)

Table 2.31 In simplified SPI communications in the master mode with devices operating at different voltage levels (1.8 V, 2.5 V, or 3 V) with the internal SCKp clock (1)

Conditions: VCC = 1.8 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

				High-speed	mode	Middle-speed	l mode	Low-speed	mode		Test
Parameter			Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Conditions
SCKp cycle time	t <sub>KCY1</sub> ≥ 4/ PCLKB	$4.0 \text{ V} \le \text{VCC} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $C_b = 30 \text{ pF},$ $R_b = 1.4 \text{ k}\Omega$	t <sub>KCY1</sub>	300	_	300	_	2300	_	ns	Figure 2.24 Figure 2.25
		$2.7 \text{ V} \le \text{VCC} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $C_b = 30 \text{ pF},$ $R_b = 2.7 \text{ k}\Omega$		500	_	500	_	2300	_	ns	
		1.8 V $\leq$ VCC $<$ 3.3 V, 1.6 V $\leq$ V <sub>b</sub> $\leq$ 2.0 V*1, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 k $\Omega$		1150	_	1150	_	2300	_	ns	
SCKp high- level width	$4.0 \text{ V} \le \text{VCC} \le 5$ $2.7 \text{ V} \le \text{V}_b \le 4.0$ $C_b = 30 \text{ pF}, R_b = 5$	V,	t <sub>KH1</sub>	t <sub>KCY1</sub> /2 - 75	_	t <sub>KCY1</sub> /2 - 75	_	t <sub>KCY1</sub> /2 - 75	_	ns	
	$2.7 \text{ V} \le \text{VCC} < 4$ $2.3 \text{ V} \le \text{V}_b \le 2.7$ $C_b = 30 \text{ pF}, R_b = 3$	V,		t <sub>KCY1</sub> /2 - 170	_	t <sub>KCY1</sub> /2 - 170	_	t <sub>KCY1</sub> /2 - 170	_	ns	
	1.8 V $\leq$ VCC $<$ 3 1.6 V $\leq$ V <sub>b</sub> $\leq$ 2.0 C <sub>b</sub> = 30 pF, R <sub>b</sub>	V*1,		t <sub>KCY1</sub> /2 - 458	_	t <sub>KCY1</sub> /2 - 458	_	t <sub>KCY1</sub> /2 - 458	_	ns	
SCKp low- level width	$4.0 \text{ V} \le \text{VCC} \le 5$ $2.7 \text{ V} \le \text{V}_b \le 4.0$ $C_b = 30 \text{ pF}, R_b = 5$	V,	t <sub>KL1</sub>	t <sub>KCY1</sub> /2 -12	_	t <sub>KCY1</sub> /2 -12	_	t <sub>KCY1</sub> /2 - 50	_	ns	
	2.7 V $\leq$ VCC $<$ 2 2.3 V $\leq$ V <sub>b</sub> $\leq$ 2.7 C <sub>b</sub> = 30 pF, R <sub>b</sub>	V,		t <sub>KCY1</sub> /2 - 18	_	t <sub>KCY1</sub> /2 - 18	_	t <sub>KCY1</sub> /2 - 50	_	ns	
	1.8 V $\leq$ VCC $<$ 3 1.6 V $\leq$ V <sub>b</sub> $\leq$ 2.0 C <sub>b</sub> = 30 pF, R <sub>b</sub>	V*1,		t <sub>KCY1</sub> /2 - 50	_	t <sub>KCY1</sub> /2 - 50	_	t <sub>KCY1</sub> /2 - 50	_	ns	

Note 1. Use this setting with VCC  $\geq V_b$ .

Note: Select the TTL input buffer for the SIp pin and the N-ch open drain output [withstand voltage of VCC] mode for the SOp pin and SCKp pin by using the Port gh Pin Function Select Register (PghPFS\_A.PIM and PghPFS\_A.NCODR). For  $V_{IH}$  and  $V_{IL}$ , see the DC characteristics with the TTL input buffer selected.

Table 2.32 In simplified SPI communications in the master mode with devices operating at different voltage levels (1.8 V, 2.5 V, or 3 V) with the internal SCKp clock (2)

Conditions: VCC = 1.8 to 5.5 V, VSS = 0 V, Ta = -40 to  $\pm 125$ °C

			High-sp	eed mode	Middle-s	speed mode	Low-sp	eed mode		Test
Parameter		Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Conditions
SIp setup time (to SCKp†)*1		t <sub>SIK1</sub>	81	_	81	_	479	_	ns	Figure 2.24 Figure 2.25
	2.7 V $\leq$ VCC $<$ 4.0 V, 2.3 V $\leq$ V <sub>b</sub> $\leq$ 2.7 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 k $\Omega$		177	_	177	_	479	_	ns	
	1.8 $V \le VCC < 3.3 V$ , 1.6 $V \le V_b \le 2.0 V^{*2}$ , $C_b = 30 pF$ , $R_b = 5.5 k\Omega$		479	_	479	_	479	_	ns	
SIp hold time (from SCKp†)*1	$4.0 \text{ V} \le \text{VCC} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$	t <sub>KSI1</sub>	19	_	19	_	19	_	ns	
	$2.7 \text{ V} \le \text{VCC} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$		19	_	19	_	19	_	ns	
	1.8 V ≤ VCC < 3.3 V, 1.6 V ≤ $V_b$ ≤ 2.0 $V^{*2}$ , $C_b$ = 30 pF, $R_b$ = 5.5 kΩ		19	_	19	_	19	_	ns	
Delay time from SCKp↓ to SOp output*1	$4.0 \text{ V} \le \text{VCC} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}Ω$	t <sub>KSO1</sub>	_	100	_	100	_	100	ns	
:	$2.7 \text{ V} \le \text{VCC} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$		_	195	_	195	_	195	ns	
	1.8 V ≤ VCC < 3.3 V, 1.6 V ≤ $V_b$ ≤ 2.0 $V^{*2}$ , $C_b$ = 30 pF, $R_b$ = 5.5 kΩ		_	483	_	483	-	483	ns	

Note 1. This setting applies when SCRmn.DCP[1:0] = 00b or 11b.

Note: Select the TTL input buffer for the SIp pin and the N-ch open drain output [withstand voltage of VCC] mode for the SOp pin and SCKp pin by using the Port gh Pin Function Select Register (PghPFS\_A.PIM and PghPFS\_A.NCODR). For  $V_{IH}$  and  $V_{IL}$ , see the DC characteristics with the TTL input buffer selected.

Note 2. Use this setting with  $VCC \ge V_b$ .

Table 2.33 In simplified SPI communications in the master mode with devices operating at different voltage levels (1.8 V, 2.5 V, or 3 V) with the internal SCKp clock (3)

Conditions: VCC = 1.8 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

			High-sp	eed mode	Middle-s	peed mode	Low-sp	eed mode		Test
Parameter		Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Conditions
SIp setup time (to SCKp↓)*1	$4.0 \text{ V} \le \text{VCC} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $C_b = 30 \text{ pF},$ $R_b = 1.4 \text{ kΩ}$	t <sub>SIK1</sub>	44	_	44	_	110	_	ns	Figure 2.24 Figure 2.25
	$2.7 \text{ V} \le \text{VCC} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $C_b = 30 \text{ pF},$ $R_b = 2.7 \text{ k}\Omega$		44	_	44	_	110	_	ns	
	1.8 V $\leq$ VCC $<$ 3.3 V, 1.6 V $\leq$ V <sub>b</sub> $\leq$ 2.0 V <sup>*2</sup> , C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 k $\Omega$		110	_	110	_	110	_	ns	
SIp hold time (from SCKp↓)*1	$4.0 \text{ V} \le \text{VCC} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}Ω$	t <sub>KSI1</sub>	19	_	19	_	19	_	ns	
	$2.7 \text{ V} \le \text{VCC} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$		19	_	19	_	19	_	ns	
	1.8 V $\leq$ VCC $<$ 3.3 V, 1.6 V $\leq$ V <sub>b</sub> $\leq$ 2.0 V <sup>2</sup> , C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 k $\Omega$		19	_	19	_	19	_	ns	
Delay time from SCKp↑ to SOp output*1	$4.0 \text{ V} \le \text{VCC} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}Ω$	t <sub>KSO1</sub>	_	25	_	25	_	25	ns	
	$2.7 \text{ V} \le \text{VCC} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$		_	25	_	25	_	25	ns	
	1.8 V ≤ VCC < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V* <sup>2</sup> , C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ		_	25	_	25	_	25	ns	

Note 1. This setting applies when SCRmn.DCP[1:0] = 01b or 10b.

Note 2. Use this setting with VCC  $\geq V_b$ .

Note: Select the TTL input buffer for the SIp pin and the N-ch open drain output [withstand voltage of VCC] mode for the SOp pin and SCKp pin by using the Port gh Pin Function Select Register (PghPFS\_A.PIM and PghPFS\_A.NCODR). For  $V_{IH}$  and  $V_{IL}$ , see the DC characteristics with the TTL input buffer selected.




Figure 2.23 Connection in the simplified SPI communications with devices operating at different voltage levels

Note: • R<sub>b</sub>[Ω]: Communication line (SCKp, SOp) pull-up resistance, C<sub>b</sub>[F]: Communication line (SCKp, SOp) load capacitance, V<sub>b</sub>[V]: Communication line voltage

• p: Simplified SPI number (p = 00, 01, 10, 11, 20, 21), m: Unit number, n: Channel number (mn = 00 to 03, 10, 11), gh: Port number (gh = 100 to 106, 109, 110, 112 to 115, 201, 204 to 208, 212, 213, 301 to 303, 402, 403, 407, 409 to 411, 500 to 502, 915)

- f<sub>MCK</sub>: Serial array unit operation clock frequency
   To set this operating clock, use the CKS bit in the serial mode register mn (SMRmn).
   m: Unit number, n: Channel number (mn = 00 to 03, 10, 11)
- Communications by using P212 and P213 with devices operating at different voltage levels are not possible since P212PFS\_A and P213PFS\_A registers do not have PIM bit.




Figure 2.24 Timing of serial transfer in the simplified SPI communications in the master mode with devices operating at different voltage levels when SCRmn.DCP[1:0] = 00b or 11b




Figure 2.25 Timing of serial transfer in the simplified SPI communications in the master mode with devices operating at different voltage levels when SCRmn.DCP[1:0] = 01b or 10b

Note:

- p: Simplified SPI number (p = 00, 01, 10, 11, 20, 21), m: Unit number, n: Channel number (mn = 00 to 03, 10, 11), gh: Port number (gh = 100 to 106, 109, 110, 112 to 115, 201, 204 to 208, 212, 213, 301 to 303, 402, 403, 407, 409 to 411, 500 to 502, 915)
- Communications by using P212 and P213 with devices operating at different voltage levels are not possible since P212PFS\_A and P213PFS\_A registers do not have PIM bit.

**Table 2.34** In simplified SPI communications in the slave mode with devices operating at different voltage levels (1.8 V, 2.5 V, or 3 V) with the external SCKp clock

Conditions: VCC = 1.8 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

				High-spee	d mode	Middle-spe	ed mode	Low-speed	d mode		Toot
Parameter			Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Test Conditions
SCKp cycle	4.0 V ≤ VCC ≤ 5.5 V,	24 MHz < f <sub>MCK</sub>	t <sub>KCY2</sub>	14/f <sub>MCK</sub>	_	_	_	_	_	ns	Figure 2.27
time*1	$2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V}$	20 MHz < f <sub>MCK</sub> ≤ 24 MHz	1	12/f <sub>MCK</sub>	_	12/f <sub>MCK</sub>	_	_	-	ns	Figure 2.28
		8 MHz < f <sub>MCK</sub> ≤ 20 MHz	1	10/f <sub>MCK</sub>	_	10/f <sub>MCK</sub>	<u> </u>	_	-	ns	1
		4 MHz < f <sub>MCK</sub> ≤ 8 MHz	]	8/f <sub>MCK</sub>	_	8/f <sub>MCK</sub>	_	_	_	ns	ns
		f <sub>MCK</sub> ≤ 4 MHz	]	6/f <sub>MCK</sub>	_	6/f <sub>MCK</sub>	_	10/f <sub>MCK</sub>	_	ns	
	2.7 V ≤ VCC < 4.0 V,	24 MHz < f <sub>MCK</sub>	]	20/f <sub>MCK</sub>	_	_	_	_	_	ns	1
	$2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V}$	20 MHz < f <sub>MCK</sub> ≤ 24 MHz	]	16/f <sub>MCK</sub>	_	16/f <sub>MCK</sub>	_	_	_	ns	1
		16 MHz < f <sub>MCK</sub> ≤ 20 MHz		14/f <sub>MCK</sub>	_	14/f <sub>MCK</sub>	_	_	_	ns	1
		8 MHz < f <sub>MCK</sub> ≤ 16 MHz		12/f <sub>MCK</sub>	_	12/f <sub>MCK</sub>	_	_	_	ns	1
		4 MHz < f <sub>MCK</sub> ≤ 8 MHz		8/f <sub>MCK</sub>	_	8/f <sub>MCK</sub>	_	_	_	ns	1
		f <sub>MCK</sub> ≤ 4 MHz		6/f <sub>MCK</sub>	_	6/f <sub>MCK</sub>	_	10/f <sub>MCK</sub>	-	ns	1
	1.8 V ≤ VCC < 3.3 V,	24 MHz < f <sub>MCK</sub>	1	48/f <sub>MCK</sub>	_	_	_	_	_	ns	1
	$1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V}^{*2}$	20 MHz < f <sub>MCK</sub> ≤ 24 MHz	1	36/f <sub>MCK</sub>	_	36/f <sub>MCK</sub>	_	_	_	ns	1
		16 MHz < f <sub>MCK</sub> ≤ 20 MHz	1	32/f <sub>MCK</sub>	_	32/f <sub>MCK</sub>	_	_	_	ns	1
		8 MHz < f <sub>MCK</sub> ≤ 16 MHz	1	26/f <sub>MCK</sub>	_	26/f <sub>MCK</sub>	_	_	_	ns	1
		4 MHz < f <sub>MCK</sub> ≤ 8 MHz	1	16/f <sub>MCK</sub>	_	16/f <sub>MCK</sub>	_	_	-	ns	ns
		f <sub>MCK</sub> ≤ 4 MHz	1	10/f <sub>MCK</sub>	_	10/f <sub>MCK</sub>	-	10/f <sub>MCK</sub>	_	ns	1
SCKp high-/ low-level width	$4.0 \text{ V} \le \text{VCC} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V}$		t <sub>KH2</sub> , t <sub>KL2</sub>	t <sub>KCY2</sub> /2 - 12	_	t <sub>KCY2</sub> /2 - 12	_	t <sub>KCY2</sub> /2 - 50	_	ns	]
width	2.7 V ≤ VCC < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V			t <sub>KCY2</sub> /2 - 18	_	t <sub>KCY2</sub> /2 - 18	_	t <sub>KCY2</sub> /2 - 50	-	ns	
	1.8 V $\leq$ VCC $<$ 3.3 V, 1.6 V $\leq$ V <sub>b</sub> $\leq$ 2.0 V <sup>*2</sup>			t <sub>KCY2</sub> /2 - 50	_	t <sub>KCY2</sub> /2 - 50	_	t <sub>KCY2</sub> /2 - 50	_	ns	
Slp setup time	$4.0 \text{ V} \le \text{VCC} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V}$		t <sub>SIK2</sub>	1/f <sub>MCK</sub> + 20	-	1/f <sub>MCK</sub> + 20	-	1/f <sub>MCK</sub> + 30	_	ns	
(to SCKp↑)*3	2.7 V ≤ VCC < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V			1/f <sub>MCK</sub> + 20	_	1/f <sub>MCK</sub> + 20	_	1/f <sub>MCK</sub> + 30	_	ns	
	1.8 V $\leq$ VCC $<$ 3.3 V, 1.6 V $\leq$ V <sub>b</sub> $\leq$ 2.0 V <sup>*2</sup>			1/f <sub>MCK</sub> + 30	_	1/f <sub>MCK</sub> + 30	_	1/f <sub>MCK</sub> + 30	_	ns	
SIp hold time (from SCKp↑)*3			t <sub>KSI2</sub>	1/f <sub>MCK</sub> + 31	_	1/f <sub>MCK</sub> + 31	_	1/f <sub>MCK</sub> + 31	_	ns	
Delay time from SCKp↓ to SOp output*4	$4.0 \text{ V} \le \text{VCC} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}$	Ω	t <sub>KSO2</sub>	_	2/f <sub>MCK</sub> + 120	_	2/f <sub>MCK</sub> + 120	_	2/f <sub>MCK</sub> + 573	ns	
σαιραι	2.7 V $\leq$ VCC $<$ 4.0 V, 2.3 V $\leq$ V <sub>b</sub> $\leq$ 2.7 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 k $\Omega$	Ω		_	2/f <sub>MCK</sub> + 214	_	2/f <sub>MCK</sub> + 214	_	2/f <sub>MCK</sub> + 573	ns	
1	1.8 V $\leq$ VCC $<$ 3.3 V, 1.6 V $\leq$ V <sub>b</sub> $\leq$ 2.0 V <sup>*2</sup> , C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 k	Ω		_	2/f <sub>MCK</sub> + 573	_	2/f <sub>MCK</sub> + 573	_	2/f <sub>MCK</sub> + 573	ns	

Note 1. Transfer rate in the Snooze mode: 1 Mbps (max.) Note 2. Use this setting with VCC  $\geq$  V<sub>b</sub>.

Select the TTL input buffer for the SIp pin and the N-ch open drain output [withstand voltage of VCC] mode Note: for the SOp pin and SCKp pin by using the Port gh Pin Function Select Register (PghPFS\_A.PIM and PghPFS\_A.NCODR). For  $V_{IH}$  and  $V_{IL}$ , see the DC characteristics with the TTL input buffer selected.

Note 3. This setting applies when SCRmn.DCP[1:0] = 00b or 11b. The SIp setup time becomes to SCKp↓ and SIp hold time becomes from SCKp↓ when SCRmn.DCP[1:0] = 01b or 10b.

Note 4. This setting applies when SCRmn.DCP[1:0] = 00b or 11b. The delay time to SOp output becomes from SCKp↑ when SCRmn.DCP[1:0] = 01b or 10b.




Figure 2.26 Connection in the simplified SPI communications with devices operating at different voltage levels

Note:

- R<sub>b</sub>[Ω]: Communication line (SOp) pull-up resistance, C<sub>b</sub>[F]: Communication line (SOp) load capacitance, V<sub>b</sub>[V]:
   Communication line voltage
- p: Simplified SPI number (p = 00, 01, 10, 11, 20, 21), m: Unit number, n: Channel number (mn = 00 to 03, 10, 11), gh: Port number (gh = 100 to 106, 109, 110, 112 to 115, 201, 204 to 208, 212, 213, 301 to 303, 402, 403, 407, 409 to 411, 500 to 502, 915)
- f<sub>MCK</sub>: Serial array unit operation clock frequency
   To set this operating clock, use the CKS bit in the serial mode register mn (SMRmn).
   m: Unit number, n: Channel number (mn = 00 to 03, 10, 11)
- Communications by using P212 and P213 with devices operating at different voltage levels are not possible since P212PFS\_A and P213PFS\_A registers do not have PIM bit.




Figure 2.27 Timing of serial transfer in the simplified SPI communications in the slave mode with devices operating at different voltage levels when SCRmn.DCP[1:0] = 00b or 11b




Figure 2.28 Timing of serial transfer in the simplified SPI communications in the slave mode with devices operating at different voltage levels when SCRmn.DCP[1:0] = 01b or 10b

Note:

- p: Simplified SPI number (p = 00, 01, 10, 11, 20, 21), m: Unit number, n: Channel number (mn = 00 to 03, 10, 11), gh: Port number (gh = 100 to 106,109,110,112 to 115, 201, 204 to 208, 212, 213, 301 to 303, 402, 403, 407, 409 to 411, 500 to 502, 915)
- Communications by using P212 and P213 with devices operating at different voltage levels are not possible since P212PFS\_A and P213PFS\_A registers do not have PIM bit.

Table 2.35 Simplified IIC communications with devices operating at different voltage levels (1.8 V, 2.5 V, or 3 V) (1 of 2)

Conditions: VCC = 1.8 to 5.5 V, VSS = 0 V, Ta = -40 to  $+125^{\circ}$ C

	= 1.8 to 5.5 V, VSS = 0 V, Ta =		High-speed n	node	Middle-spee	ed mode	Low-speed i	mode		
Parameter		Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Test Conditions
SCLr clock frequency	$4.0 \text{ V} \le \text{VCC} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}Ω$	f <sub>SCL</sub>	_	1000 <sup>*1</sup>	_	1000*1	_	300*1	kHz	Figure 2.30
	$2.7 \text{ V} \le \text{VCC} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$		_	1000 <sup>*1</sup>	_	1000*1	_	300 <sup>*1</sup>	kHz	
	$4.0 \text{ V} \le \text{VCC} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 2.8 \text{ k}Ω$		_	400*1	_	400*1	_	300*1	kHz	
	$2.7 \text{ V} \le \text{VCC} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 2.7 \text{ k}\Omega$		_	400 <sup>*1</sup>	_	400*1	_	300 <sup>*1</sup>	kHz	
	1.8 V $\leq$ VCC $<$ 3.3 V, 1.6 V $\leq$ V <sub>b</sub> $\leq$ 2.0 V* <sup>2</sup> , C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5.5 k $\Omega$		_	300 <sup>*1</sup>	_	300*1	_	300 <sup>*1</sup>	kHz	
Hold time when SCLr is low	$4.0 \text{ V} \le \text{VCC} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}Ω$	t <sub>LOW</sub>	475	_	475	_	1550	_	ns	
	2.7 V $\leq$ VCC $<$ 4.0 V, 2.3 V $\leq$ V <sub>b</sub> $\leq$ 2.7 V, C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 k $\Omega$		475	_	475	_	1550	_	ns	
	$4.0 \text{ V} \le \text{VCC} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 2.8 \text{ k}Ω$		1150	_	1550	_	1550	_	ns	
	$2.7 \text{ V} \le \text{VCC} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 2.7 \text{ k}\Omega$		1150	_	1550	_	1550	_	ns	
	1.8 V ≤ VCC < 3.3 V, 1.6 V ≤ $V_b$ ≤ 2.0 V*2, $C_b$ = 100 pF, $R_b$ = 5.5 kΩ		1550	_	1550	_	1550	_	ns	
Hold time when SCLr is high	$4.0 \text{ V} \le \text{VCC} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}Ω$	t <sub>HIGH</sub>	245	-	245	_	610	_	ns	
	$2.7 \text{ V} \le \text{VCC} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$		200	_	200	_	610	_	ns	
	$4.0 \text{ V} \le \text{VCC} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 2.8 \text{ k}\Omega$		675	_	675	_	610	_	ns	
	$2.7 \text{ V} \le \text{VCC} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 2.7 \text{ k}\Omega$		600	_	600	_	610	_	ns	
	1.8 V ≤ VCC < 3.3 V, 1.6 V ≤ $V_b$ ≤ 2.0 V*2, $C_b$ = 100 pF, $R_b$ = 5.5 kΩ		610	_	610	_	610	_	ns	

Table 2.35 Simplified IIC communications with devices operating at different voltage levels (1.8 V, 2.5 V, or 3 V) (2 of 2)

Conditions: VCC = 1.8 to 5.5 V, VSS = 0 V, Ta = -40 to +125  $^{\circ}$ C

			High-speed mod	е	Middle-speed mo	de	Low-speed mode			
Parameter		Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Test Conditions
Data setup time (reception)	$4.0 \text{ V} \le \text{VCC} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}Ω$	t <sub>SU:DAT</sub>	1/f <sub>MCK</sub> +135*3	_	1/f <sub>MCK</sub> +135*3	_	1/f <sub>MCK</sub> +190 <sup>+3</sup>	_	ns	Figure 2.30
	$2.7 \text{ V} \le \text{VCC} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$		1/f <sub>MCK</sub> +135 <sup>*3</sup>	_	1/f <sub>MCK</sub> +135*3	_	1/f <sub>MCK</sub> +190 <sup>+3</sup>	_	ns	
	$4.0 \text{ V} \le \text{VCC} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 2.8 \text{ k}Ω$		1/f <sub>MCK</sub> +190*3	_	1/f <sub>MCK</sub> +190*3	_	1/f <sub>MCK</sub> +190 <sup>*3</sup>	_	ns	
	2.7 V ≤ VCC < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.7 kΩ		1/f <sub>MCK</sub> +190 <sup>*3</sup>	_	1/f <sub>MCK</sub> +190 <sup>*3</sup>	_	1/f <sub>MCK</sub> +190 <sup>*3</sup>	_	ns	
	1.8 V ≤ VCC < 3.3 V, 1.6 V ≤ $V_b$ ≤ 2.0 $V^{*2}$ , $C_b$ = 100 pF, $R_b$ = 5.5 kΩ		1/f <sub>MCK</sub> +190*3	_	1/f <sub>MCK</sub> +190*3	_	1/f <sub>MCK</sub> +190 <sup>+3</sup>	_	ns	
Data hold time (transmission)	$4.0 \text{ V} \le \text{VCC} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}Ω$	t <sub>HD:DAT</sub>	0	305	0	305	0	305	ns	
	2.7 V ≤ VCC < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ		0	305	0	305	0	305	ns	
	$4.0 \text{ V} \le \text{VCC} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 2.8 \text{ k}Ω$		0	355	0	355	0	355	ns	
	2.7 V $\leq$ VCC $<$ 4.0 V, 2.3 V $\leq$ V <sub>b</sub> $\leq$ 2.7 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.7 k $\Omega$		0	355	0	355	0	355	ns	
	1.8 V ≤ VCC < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>2</sup> , C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5.5 kΩ		0	405	0	405	0	405	ns	

- Note 1. The listed times must be no greater than  $f_{\mbox{MCK}}/4$ .
- Note 2. Use this setting with VCC  $\geq V_b$ .
- Note 3. Set  $f_{MCK}$  so that it does not exceed the hold time when SCLr is low or high.

Note: Select the TTL input buffer and the N-ch open drain output [withstand voltage of VCC] mode for the SDAr pin and the N-ch open drain output [withstand voltage of VCC] mode for the SCLr pin by using the Port gh Pin Function Select Register (PghPFS\_A.PIM and PghPFS\_A.NCODR). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with the TTL input buffer selected.




Figure 2.29 Connection in the IIC communications with devices operating at different voltage levels




Figure 2.30 Timing of serial transfer in simplified IIC communications with devices operating at different voltage levels

Note: • R<sub>b</sub>[Ω]: Communication line (SDAr, SCLr) pull-up resistance, C<sub>b</sub>[F]: Communication line (SDAr, SCLr) load capacitance, V<sub>b</sub>[V]: Communication line voltage

- r: Simplified IIC number (r = 00, 01, 10, 11, 20, 21), gh: Port number (gh = 100, 102, 104, 105, 110, 112, 114, 115, 201, 204, 205, 207, 208, 212, 301, 302, 403, 407, 409 to 411, 500, 502)
- f<sub>MCK</sub>: Serial array unit operation clock frequency
   To set this operating clock, use the CKS bit in the serial mode register mn (SMRmn).
   m: Unit number, n: Channel number (mn = 00 to 03, 10, 11)

# 2.5.2 UART Interface (UARTA)

Table 2.36 UARTA communications

Conditions: VCC = 1.6 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test conditions
Transfer rate	_	200	0	153600	bps	_

Note: Select the normal input buffer for the RXDAn pin and the normal output mode for the TXDAn pin by using the Port gh Pin Function Select Register (PghPFS\_A.PIM and PghPFS\_A.NCODR).

Note: n: Unit number (n = 0, 1), gh: Port number (gh = 100 to 103, 105, 106, 109, 110, 205, 206 to 208, 212, 213, 301, 302, 402, 403, 410, 411, 501, 502)

Note: Communications by using P212 and P213 with devices operating at different voltage levels are not possible since P212PFS\_A and P213PFS\_A registers do not have PIM bit.

# 2.5.3 I<sup>2</sup>C Bus Interface (IICA)

Table 2.37 |2C standard mode

Conditions: VCC = 1.6 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

Parameter		Symbol	Min.	Тур.	Max.	Unit	Test conditions
SCLAn clock frequency	Standard mode: PCLKB ≥ 1 MHz	f <sub>SCL</sub>	0	_	100	kHz	Figure 2.31
Setup time of restart condition	_	t <sub>SU:STA</sub>	4.7	_	_	μs	
Hold time*1	_	t <sub>HD:STA</sub>	4	_	_	μs	
Hold time when SCLAn is low	_	t <sub>LOW</sub>	4.7	_	_	μs	
Hold time when SCLAn is high	_	t <sub>HIGH</sub>	4	_	_	μs	
Data setup time (reception)	_	t <sub>SU:DAT</sub>	250	_	_	ns	
Data hold time (transmission)*2	_	t <sub>HD:DAT</sub>	0	_	3.45	μs	
Setup time of stop condition	_	t <sub>SU:STO</sub>	4	_	_	μs	
Bus-free time	_	t <sub>BUF</sub>	4.7	_	_	μs	

Note 1. The first clock pulse is generated after this period when the start or restart condition is detected.

Note 2. The maximum value of t<sub>HD:DAT</sub> applies to normal transfer. The clock stretching will be inserted on reception of an acknowledgment (ACK) signal.

Note: n: Unit number (0,1)

Note: Communications by using P212 and P213 with devices operating at different voltage levels are not possible since P212PFS\_A and P213PFS\_A registers do not have PIM bit.

Note: The maximum value of communication line capacitance (C<sub>b</sub>) and communication line pull-up resistor (R<sub>b</sub>) are as

 $C_b = 400 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ 

Table 2.38 I<sup>2</sup>C fast mode

Conditions: VCC = 1.8 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

Parameter		Symbol	Min.	Тур.	Max.	Unit	Test conditions
SCLAn clock frequency	Fast mode: PCLKB ≥ 3.5 MHz 1.8 V ≤ VCC ≤ 5.5 V	f <sub>SCL</sub>	0	_	400	kHz	Figure 2.31
Setup time of restart condition	1.8 V ≤ VCC ≤ 5.5 V	t <sub>SU:STA</sub>	0.6	_	_	μs	
Hold time*1	1.8 V ≤ VCC ≤ 5.5 V	t <sub>HD:STA</sub>	0.6	_	_	μs	
Hold time when SCLAn is low	1.8 V ≤ VCC ≤ 5.5 V	t <sub>LOW</sub>	1.3	_	_	μs	
Hold time when SCLAn is high	1.8 V ≤ VCC ≤ 5.5 V	t <sub>HIGH</sub>	0.6	_	_	μs	
Data setup time (reception)	1.8 V ≤ VCC ≤ 5.5 V	t <sub>SU:DAT</sub>	100	_	_	ns	
Data hold time (transmission)*2	1.8 V ≤ VCC ≤ 5.5 V	t <sub>HD:DAT</sub>	0	_	0.9	μs	
Setup time of stop condition	1.8 V ≤ VCC ≤ 5.5 V	t <sub>SU:STO</sub>	0.6	_	_	μs	
Bus-free time	1.8 V ≤ VCC ≤ 5.5 V	t <sub>BUF</sub>	1.3	_	_	μs	

Note 1. The first clock pulse is generated after this period when the start or restart condition is detected.

Note 2. The maximum value of t<sub>HD:DAT</sub> applies to normal transfer. The clock stretching will be inserted on reception of an acknowledgment (ACK) signal.

Note: Communications by using P212 and P213 with devices operating at different voltage levels are not possible since P212PFS\_A and P213PFS\_A registers do not have PIM bit.

Note: The maximum value of communication line capacitance  $(C_b)$  and communication line pull-up resistor  $(R_b)$  are as follows.

 $C_b = 320 \text{ pF}, R_b = 1.1 \text{ k}\Omega$ 

Table 2.39 I<sup>2</sup>C fast mode plus

Conditions: VCC = 2.7 to 5.5 V, VSS = 0 V, Ta = -40 to +125°C

Parameter		Symbol	Min.	Тур.	Max.	Unit	Test conditions
SCLAn clock frequency	Fast mode plus: PCLKB ≥ 10 MHz 2.7 V ≤ VCC ≤ 5.5 V	f <sub>SCL</sub>	0	_	1000	kHz	Figure 2.31
Setup time of restart condition	2.7 V ≤ VCC ≤ 5.5 V	t <sub>SU:STA</sub>	0.26	_	_	μs	
Hold time*1	2.7 V ≤ VCC ≤ 5.5 V	t <sub>HD:STA</sub>	0.26	_	_	μs	
Hold time when SCLAn is low	2.7 V ≤ VCC ≤ 5.5 V	t <sub>LOW</sub>	0.5	_	_	μs	
Hold time when SCLAn is high	2.7 V ≤ VCC ≤ 5.5 V	t <sub>HIGH</sub>	0.26	_	_	μs	
Data setup time (reception)	2.7 V ≤ VCC ≤ 5.5 V	t <sub>SU:DAT</sub>	50	_	_	ns	
Data hold time (transmission)*2	2.7 V ≤ VCC ≤ 5.5 V	t <sub>HD:DAT</sub>	0	_	0.45	μs	
Setup time of stop condition	2.7 V ≤ VCC ≤ 5.5 V	t <sub>SU:STO</sub>	0.26	_	_	μs	
Bus-free time	2.7 V ≤ VCC ≤ 5.5 V	t <sub>BUF</sub>	0.5	_	_	μs	

Note 1. The first clock pulse is generated after this period when the start or restart condition is detected.

Note 2. The maximum value of t<sub>HD:DAT</sub> applies to normal transfer. The clock stretching will be inserted on reception of an acknowledgment (ACK) signal.

Note: Communications by using P212 and P213 with devices operating at different voltage levels are not possible since P212PFS A and P213PFS A registers do not have PIM bit.

Note: The maximum value of communication line capacitance (C<sub>b</sub>) and communication line pull-up resistor (R<sub>b</sub>) are as follows.

 $C_b = 120 \text{ pF}, R_b = 1.1 \text{ k}\Omega$ 




Figure 2.31 IICA serial transfer timing

# 2.6 Analog Characteristics

### 2.6.1 A/D Converter Characteristics

### Table 2.40 A/D conversion characteristics in Normal modes 1 and 2 (1 of 2)

Conditions:  $2.4 \text{ V} \le \text{VREFH0} \le \text{VCC} \le 5.5 \text{ V}$ , VSS = 0 V,  $\text{Ta} = -40 \text{ to } +125 \text{ }^{\circ}\text{C}$ 

Reference voltage range applied to the VREFH0 (ADREFP[1:0] = 01b) and VREFL0 (ADREFM = 1b).

Target pins: AN000 to AN012, AN021 to AN022, internal reference voltage, and temperature sensor output voltage

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Resolution	RES	8	_	12	bit	_
Conversion clock	f <sub>AD</sub>	1	_	32	MHz	_

#### Table 2.40 A/D conversion characteristics in Normal modes 1 and 2 (2 of 2)

Conditions:  $2.4 \text{ V} \leq \text{VREFH0} \leq \text{VCC} \leq 5.5 \text{ V}$ , VSS = 0 V,  $\text{Ta} = -40 \text{ to } +125 \text{ }^{\circ}\text{C}$ 

Reference voltage range applied to the VREFH0 (ADREFP[1:0] = 01b) and VREFL0 (ADREFM = 1b).

Target pins: AN000 to AN012, AN021 to AN022, internal reference voltage, and temperature sensor output voltage

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions
Overall error*1 *3 *4 *5	12-bit	AINL	_	_	±7.5	LSB	4.5 V ≤ VREFH0 = VCC ≤ 5.5 V
	resolution		_	_	±9.0	LSB	2.7 V ≤ VREFH0 = VCC ≤ 5.5 V
			_	_	±9.0	LSB	2.4 V ≤ VREFH0 = VCC ≤ 5.5 V
Conversion time*6	12-bit	t <sub>CONV</sub>	2.0	_	_	μs	4.5 V ≤ VREFH0 = VCC ≤ 5.5 V
	resolution		2.0	_	_	μs	2.7 V ≤ VREFH0 = VCC ≤ 5.5 V
			2.0	_	_	μs	2.4 V ≤ VREFH0 = VCC ≤ 5.5 V
Zero-scale error*1 *2 *3 *4 *5	12-bit	E <sub>ZS</sub>	_	_	±0.17	%FSR	4.5 V ≤ VREFH0 = VCC ≤ 5.5 V
	resolution		_	_	±0.21	%FSR	2.7 V ≤ VREFH0 = VCC ≤ 5.5 V
			_	_	±0.21	%FSR	2.4 V ≤ VREFH0 =VCC ≤ 5.5 V
Full-scale error*1 *2 *3 *4 *5		E <sub>FS</sub>	_	_	±0.17	%FSR	4.5 V ≤ VREFH0 = VCC ≤ 5.5 V
	resolution		_	_	±0.21	%FSR	2.7 V ≤ VREFH0 = VCC ≤ 5.5 V
			_	_	±0.21	%FSR	2.4 V ≤ VREFH0 = VCC ≤ 5.5 V
Integral linearity error*1 *4 *5	12-bit	ILE	_	_	±3.0	LSB	4.5 V ≤ VREFH0 = VCC ≤ 5.5 V
	resolution		_	_	±3.0	LSB	2.7 V ≤ VREFH0 = VCC ≤ 5.5 V
			_	_	±3.0	LSB	2.4 V ≤ VREFH0 = VCC ≤ 5.5 V
Differential linearity error*1	12-bit	DLE	_	±1.0	_	LSB	4.5 V ≤ VREFH0 = VCC ≤ 5.5 V
	resolution		_	±1.0	_	LSB	2.7 V ≤ VREFH0 = VCC ≤ 5.5 V
			_	±1.0	_	LSB	2.4 V ≤ VREFH0 = VCC ≤ 5.5 V
Analog input voltage	•	V <sub>AIN</sub>	0	_	VREFH0	V	_

- Note 1. This value does not include the quantization error (±1/2 LSB).
- Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- Note 3. When pins AN021 to AN022 are selected as the target pins for conversion, the maximum values are as follows.

Overall error: Add ±3 LSB to the maximum value.

Zero-scale/full-scale error: Add ±0.04%FSR to the maximum value.

Note 4. When reference voltage (+) = VCC (ADREFP[1:0] = 00b) and reference voltage (-) = VSS (ADREFM = 0b), the maximum values are as follows.

Overall error: Add ±10 LSB to the maximum value.

Zero-scale/full-scale error: Add ±0.25%FSR to the maximum value.

Integral linearity error: Add ±4 LSB to the maximum value.

Note 5. When VREFH0 < VCC, the maximum values are as follows.

Overall error / Zero-scale error / Full-scale error: Add ±0.75 LSB × (VCC - VREFH0) to the maximum value.

Integral linearity error: Add  $\pm 0.2$  LSB × (VCC – VREFH0) to the maximum value.

Note 6. When the internal reference voltage or the temperature sensor output voltage is selected as the target for conversion, the sampling time must be at least 5 µs. Accordingly, use standard mode 2 with the longer sampling time.

#### Table 2.41 A/D conversion characteristics in Low-voltage modes 1 and 2 (1) (1 of 2)

Conditions:  $1.6 \text{ V} \le \text{VREFH0} \le \text{VCC} \le 5.5 \text{ V}$ , VSS = 0 V,  $\text{Ta} = -40 \text{ to } +125 ^{\circ}\text{C}$ 

Reference voltage range applied to the VREFH0 (ADREFP[1:0] = 01b) and VREFL0 (ADREFM = 1b).

Target pins: AN000 to AN012, AN021 to AN022, internal reference voltage\*7, and temperature sensor output voltage\*7

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions
Resolution		RES	8	_	12	bit	_
Conversion clock	Conversion clock		1	_	24	MHz	_
Overall error*1 *3 *4 *5	12-bit	AINL	_	_	±9	LSB	2.7 V ≤ VREFH0 = VCC ≤ 5.5 V
	resolution		_	_	±9	LSB	2.4 V ≤ VREFH0 = VCC ≤ 5.5 V
			_	_	±11.5	LSB	1.8 V ≤ VREFH0 = VCC ≤ 5.5 V
			_	_	±12.0	LSB	1.6 V ≤ VREFH0 = VCC ≤ 5.5 V

Table 2.41 A/D conversion characteristics in Low-voltage modes 1 and 2 (1) (2 of 2)

Conditions: 1.6 V  $\leq$  VREFH0  $\leq$  VCC  $\leq$  5.5 V, VSS = 0 V, Ta = -40 to +125°C

Reference voltage range applied to the VREFH0 (ADREFP[1:0] = 01b) and VREFL0 (ADREFM = 1b).

Target pins: AN000 to AN012, AN021 to AN022, internal reference voltage\*7, and temperature sensor output voltage\*7.

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions
Conversion time*6	12-bit	t <sub>CONV</sub>	3.3	_	_	μs	2.7 V ≤ VREFH0 = VCC ≤ 5.5 V
	resolution		5.0	_	_	μs	2.4 V ≤ VREFH0 = VCC ≤ 5.5 V
			10.0	_	_	μs	1.8 V ≤ VREFH0 = VCC ≤ 5.5 V
			20.0	_	_	μs	1.6 V ≤ VREFH0 = VCC ≤ 5.5 V
Zero-scale error*1 *2 *3 *4 *5	12-bit	E <sub>ZS</sub>	_	_	±0.21	%FSR	2.7 V ≤ VREFH0 = VCC ≤ 5.5 V
	resolution		_	_	±0.21	%FSR	2.4 V ≤ VREFH0 = VCC ≤ 5.5 V
			_	_	±0.27	%FSR	1.8 V ≤ VREFH0 = VCC ≤ 5.5 V
			_	_	±0.28	%FSR	1.6 V ≤ VREFH0 = VCC ≤ 5.5 V
Full-scale error*1 *2 *3 *4 *5	12-bit resolution E <sub>FS</sub>	E <sub>FS</sub>	_	_	±0.21	%FSR	2.7 V ≤ VREFH0 = VCC ≤ 5.5 V
			_	_	±0.21	%FSR	2.4 V ≤ VREFH0 = VCC ≤ 5.5 V
			_	_	±0.27	%FSR	1.8 V ≤ VREFH0 = VCC ≤ 5.5 V
			_	_	±0.28	%FSR	1.6 V ≤ VREFH0 = VCC ≤ 5.5 V
Integral linearity error*1 *4 *5	12-bit	ILE	_	_	±4.0	LSB	2.7 V ≤ VREFH0 = VCC ≤ 5.5 V
	resolution		_	_	±4.0	LSB	2.4 V ≤ VREFH0 = VCC ≤ 5.5 V
			_	_	±4.5	LSB	1.8 V ≤ VREFH0 = VCC ≤ 5.5 V
			_	_	±4.5	LSB	1.6 V ≤ VREFH0 = VCC ≤ 5.5 V
Differential linearity error*1	12-bit	DLE	_	±1.5	_	LSB	2.7 V ≤ VREFH0 = VCC ≤ 5.5 V
	resolution		_	±1.5	_	LSB	2.4 V ≤ VREFH0 = VCC ≤ 5.5 V
			_	±2.0	_	LSB	1.8 V ≤ VREFH0 = VCC ≤ 5.5 V
			_	±2.0	_	LSB	1.6 V ≤ VREFH0 = VCC ≤ 5.5 V
Analog input voltage		V <sub>AIN</sub>	0	_	VREFH0	V	_

- Note 1. This value does not include the quantization error (±1/2 LSB).
- Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- Note 3. When pins AN021 to AN022 are selected as the target pins for conversion, the maximum values are as follows.

Overall error: Add ±3 LSB to the maximum value.

Zero-scale/full-scale error: Add ±0.04%FSR to the maximum value.

Note 4. When reference voltage (+) = VCC (ADREFP[1:0] = 00b) and reference voltage (-) = VSS (ADREFM = 0b), the maximum values are as follows.

Overall error: Add ±10 LSB to the maximum value.

Zero-scale/full-scale error: Add ±0.25%FSR to the maximum value.

Integral linearity error: Add ±4 LSB to the maximum value.

Note 5. When VREFH0 < VCC, the maximum values are as follows.

Overall error / Zero-scale error / Full-scale error: Add ±0.75 LSB × (VCC – VREFH0) to the maximum value.

Integral linearity error: Add  $\pm 0.2$  LSB × (VCC – VREFH0) to the maximum value.

Note 6. When the internal reference voltage or the temperature sensor output voltage is selected as the target for conversion, the sampling time must be at least 5 µs. Accordingly, use standard mode 2 with the longer sampling time, and use the conversion clock (f<sub>AD</sub>) of no more than 16 MHz.

Note 7. If the internal reference voltage or temperature sensor output voltage is to be A/D converted, VCC must be at least 1.8 V.

### Table 2.42 A/D conversion characteristics in Low-voltage modes 1 and 2 (2) (1 of 2)

Conditions: 1.8 V  $\leq$  VCC  $\leq$  5.5 V, VSS = 0 V, Ta = -40 to +125°C

Reference voltage range applied to the internal reference voltage (ADREFP[1:0] = 10b) and VREFL0 (ADREFM = 1b).

reserved vertage range applied to the	internal refere	100) 4114 1		=:		
Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Resolution	RES	8			bit	_
Conversion clock	f <sub>AD</sub>	1	_	2	MHz	1.8 V ≤ VCC ≤ 5.5 V
Zero-scale error*1 *2 *4	E <sub>ZS</sub>	_	_	±0.6	%FSR	1.8 V ≤ VCC ≤ 5.5 V
Integral linearity error*1 *4	ILE	_	_	±2.0	LSB	1.8 V ≤ VCC ≤ 5.5 V

Table 2.42 A/D conversion characteristics in Low-voltage modes 1 and 2 (2) (2 of 2)

Conditions: 1.8 V  $\leq$  VCC  $\leq$  5.5 V, VSS = 0 V, Ta = -40 to +125°C

Reference voltage range applied to the internal reference voltage (ADREFP[1:0] = 10b) and VREFL0 (ADREFM = 1b).

Parameter	Symbol Min Typ Max L		Unit	Test conditions		
Differential linearity error*1	DLE	_	±1.0	_	LSB	1.8 V ≤ VCC ≤ 5.5 V
Analog input voltage	V <sub>AIN</sub> 0		_	VBGR*3	V	_

- Note 1. This value does not include the quantization error (±1/2 LSB).
- Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- Note 3. Refer to Table 2.44.
- Note 4. When the reference voltage (-) is selected as VSS, the maximum values are as follows. Zero-scale error: Add ±0.35%FSR to the maximum value. Integral linearity error: Add ±0.5 LSB to the maximum value.

Table 2.43 Resistance and capacitance values of equivalent circuit (Reference data)

Parameter			Min	Тур	Max	Unit	Test conditions				
Analog input capacitance	Cin	Refer to I/O input capacitance	nce (Cin), see Table 2.11.								
	Cs*2	High-precision channel*1	<u> </u>	_	9	pF	_				
		Normal-precision channel*1	<u> </u>	_	10		_				
Analog input resistance	nce Rs*2 High-precision channel*1		_	_	11	kΩ	VCC = 2.4 to 5.5 V				
			_	_	55		VCC = 1.8 to 2.4 V				
			_	_	110		VCC = 1.6 to 1.8 V				
		Normal-precision channel*1	_	_	12		VCC = 2.4 to 5.5 V				
				_	60		VCC = 1.8 to 2.4 V				
				_	120		VCC = 1.6 to 1.8 V				

Note 1. AN000 to AN012 are high-precision channels. AN021 and AN022 are normal-precision channels.

Note 2. These values are based on simulation. They are not production tested.

Figure 2.32 shows the equivalent circuit for analog input.




Figure 2.32 Equivalent circuit for analog input




Figure 2.33 Illustration of 12-bit A/D converter characteristic terms

### **Absolute accuracy**

Absolute accuracy is the difference between output code based on the theoretical A/D conversion characteristics, and the actual A/D conversion result. When measuring absolute accuracy, the voltage at the midpoint of the width of the analog input voltage (1-LSB width), which can meet the expectation of outputting an equal code based on the theoretical A/D conversion characteristics, is used as the analog input voltage. For example, if 12-bit resolution is used and the reference voltage VREFH0 = 3.072 V, then 1-LSB width becomes 0.75 mV, and 0 mV, 0.75 mV, and 1.5 mV are used as the analog input voltages. If the analog input voltage is 6 mV, an absolute accuracy of  $\pm 5$  LSB means that the actual A/D conversion result is in the range of 0x003 to 0x00D, though an output code of 0x008 can be expected from the theoretical A/D conversion characteristics.

#### Integral nonlinearity error (INL)

Integral nonlinearity error is the maximum deviation between the ideal line when the measured offset and full-scale errors are zeroed, and the actual output code.

#### Differential nonlinearity error (DNL)

Differential nonlinearity error is the difference between 1-LSB width based on the ideal A/D conversion characteristics and the width of the actual output code.

### Offset error

Offset error is the difference between the transition point of the ideal first output code and the actual first output code.



#### **Full-scale error**

Full-scale error is the difference between the transition point of the ideal last output code and the actual last output code.

# 2.6.2 Temperature Sensor/Internal Reference Voltage Characteristics

Table 2.44 Temperature sensor/internal reference voltage characteristics

Conditions: 1.8 V  $\leq$  VCC  $\leq$  5.5 V, VSS = 0 V, Ta = -40 to +125 °C

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Temperature sensor output voltage	V <sub>TMPS25</sub>	_	1.05	_	V	25 °C
Internal reference voltage	V <sub>BGR</sub>	1.40	1.48	1.56	V	_
Temperature coefficient	F <sub>VTMPS</sub>	_	-3.3	_	mV/°C	_
Operation stabilization wait time	t <sub>AMP</sub>	5	_	_	μs	_

### 2.6.3 POR Characteristics

#### Table 2.45 POR characteristics

Conditions: VSS = 0 V, Ta = -40 to +125°C

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Detection voltage	VPOR VPDR	1.43	1.50	1.57	V	_
Minimum pulse width*1	TPW	300	_	_	μs	_

Note 1. This width is the minimum time required for a POR reset when VCC falls below VPDR. This width is also the minimum time required for a POR reset from when VCC falls below 0.7 V to when VCC exceeds VPOR in the Software standby mode or while the main system clock is stopped through setting HOCOCR.HCSTOP bit and MOSCCR.MOSTP bit.




Figure 2.34 Minimum VCC pulse width

### 2.6.4 LVD Characteristics

Table 2.46 LVD0 characteristics

Conditions: VPDR  $\leq$  VCC  $\leq$  5.5 V, VSS = 0 V, Ta = -40 to +125°C

Parameter		Symbol	Min	Тур	Max	Unit	Test Conditions
Detection voltage	Supply voltage level	V <sub>det0_0</sub>	3.84	3.96	4.08	V	The power supply voltage is rising.
			3.76	3.88	4.00	V	The power supply voltage is falling.
		V <sub>det0_1</sub>	2.88	2.97	3.06	V	The power supply voltage is rising.
			2.82	2.91	3.00	V	The power supply voltage is falling.
		V <sub>det0_2</sub>	2.59	2.67	2.75	V	The power supply voltage is rising.
			2.54	2.62	2.70	V	The power supply voltage is falling.
		V <sub>det0_3</sub>	2.31	2.38	2.45	V	The power supply voltage is rising.
			2.26	2.33	2.40	V	The power supply voltage is falling.
		V <sub>det0_4</sub>	1.84	1.90	1.95	V	The power supply voltage is rising.
			1.80	1.86	1.91	V	The power supply voltage is falling.
		V <sub>det0_5</sub>	1.64	1.69	1.74	V	The power supply voltage is rising.
			1.60	1.65	1.70	V	The power supply voltage is falling.
Minimum pulse width	า	t <sub>LW0</sub>	500	_	_	μs	_
Detection delay time		t <sub>det0</sub>	_	_	500	μs	_

Table 2.47 LVD1 characteristics (1 of 2)

Conditions: VPDR  $\leq$  VCC  $\leq$  5.5 V, VSS = 0 V, Ta = -40 to +125°C

Parameter		Symbol	Min	Тур	Max	Unit	Test Conditions
Detection voltage	Supply voltage level	V <sub>det1_0</sub>	4.08	4.16	4.24	V	The power supply voltage is rising.
			4.00	4.08	4.16	V	The power supply voltage is falling.
		V <sub>det1_1</sub>	3.88	3.96	4.04	V	The power supply voltage is rising.
			3.80	3.88	3.96	V	The power supply voltage is falling.
		V <sub>det1_2</sub>	3.68	3.75	3.82	V	The power supply voltage is rising.
			3.60	3.67	3.74	V	The power supply voltage is falling.
		V <sub>det1_3</sub>	3.48	3.55	3.62	V	The power supply voltage is rising.
			3.40	3.47	3.54	V	The power supply voltage is falling.
		V <sub>det1_4</sub>	3.28	3.35	3.42	V	The power supply voltage is rising.
			3.20	3.27	3.34	V	The power supply voltage is falling.
		V <sub>det1_5</sub>	3.07	3.13	3.19	V	The power supply voltage is rising.
			3.00	3.06	3.12	V	The power supply voltage is falling.
		V <sub>det1_6</sub>	2.91	2.97	3.03	V	The power supply voltage is rising.
			2.85	2.91	2.97	V	The power supply voltage is falling.
		V <sub>det1_7</sub>	2.76	2.82	2.87	V	The power supply voltage is rising.
			2.70	2.76	2.81	V	The power supply voltage is falling.
		V <sub>det1_8</sub>	2.61	2.66	2.71	V	The power supply voltage is rising.
			2.55	2.60	2.65	V	The power supply voltage is falling.
		V <sub>det1_9</sub>	2.45	2.50	2.55	V	The power supply voltage is rising.
			2.40	2.45	2.50	V	The power supply voltage is falling.
		V <sub>det1_A</sub>	2.35	2.40	2.45	V	The power supply voltage is rising.
			2.30	2.35	2.40	V	The power supply voltage is falling.

Table 2.47 LVD1 characteristics (2 of 2)

Conditions: VPDR  $\leq$  VCC  $\leq$  5.5 V, VSS = 0 V, Ta = -40 to +125°C

Parameter		Symbol	Min	Тур	Max	Unit	Test Conditions
Detection voltage	Supply voltage level	V <sub>det1_B</sub>	2.25	2.30	2.34	V	The power supply voltage is rising.
			2.20	2.25	2.29	V	The power supply voltage is falling.
		V <sub>det1_C</sub>	2.15	2.20	2.24	V	The power supply voltage is rising.
			2.10	2.15	2.19	V	The power supply voltage is falling.
		V <sub>det1_D</sub>	2.05	2.09	2.13	V	The power supply voltage is rising.
			2.00	2.04	2.08	V	The power supply voltage is falling.
		V <sub>det1_E</sub>	1.94	1.98	2.02	V	The power supply voltage is rising.
			1.90	1.94	1.98	V	The power supply voltage is falling.
		V <sub>det1_F</sub>	1.84	1.88	1.91	V	The power supply voltage is rising.
			1.80	1.84	1.87	V	The power supply voltage is falling.
		V <sub>det1_10</sub>	1.74	1.78	1.81	V	The power supply voltage is rising.
			1.70	1.74	1.77	V	The power supply voltage is falling.
		V <sub>det1_11</sub>	1.64	1.67	1.70	V	The power supply voltage is rising.
			1.60	1.63	1.66	V	The power supply voltage is falling.
Minimum pulse wid	th	t <sub>LW1</sub>	500	_	_	μs	_
Detection delay time		t <sub>det1</sub>	_	-	500	μs	_
LVD1 detection voltage stabilization time (after changing the LVD1 detection voltage)		t <sub>d(E-A)</sub>	_	_	1500	μs	-




Figure 2.35 Voltage detection circuit timing

### 2.6.5 Power Supply Voltage Rising Slope Characteristics

Table 2.48 Power supply voltage rising slope characteristics

Conditions: VSS = 0 V, Ta = -40 to +125°C

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Power supply voltage rising slope	S <sub>VCC</sub>	_	_	54	V/ms	_

Note: Make sure to keep the internal reset state by the LVD0 circuit or an external reset until VCC reaches the operating voltage range shown in AC characteristics.

### 2.7 RAM Data Retention Characteristics

#### Table 2.49 RAM data retention characteristics

Conditions: VSS = 0 V, Ta = -40 to +125°C

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Data retention supply voltage	V <sub>CCDR</sub>	1.43 <sup>*1</sup>	_	5.5	V	_

Note 1. This voltage depends on the POR detection voltage. When the voltage drops, the data in RAM are retained until a POR is applied, but are not retained following a POR.




Figure 2.36 RAM data retention

### 2.8 Flash Memory Programming Characteristics

#### Table 2.50 Flash memory programming characteristics

Conditions:  $1.8 \text{ V} \leq \text{VCC} \leq 5.5 \text{ V}$ , VSS = 0 V,  $\text{Ta} = -40 \text{ to } +125 ^{\circ}\text{C}$ 

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
CPU/peripheral hardware clock frequency	I <sub>CLK</sub>	1	<u> </u>	32	MHz	_
Number of code flash rewrites*1 *2 *3	Cerwr	10000	_	_	Times	Retained for 10 years Ta = 85°C
		1000	_	_		Retained for 20 years Ta = 85°C
Number of data flash rewrites*1 *2 *3		_	1000000	_		Retained for 1 year Ta = 25°C
		100000	_	_		Retained for 5 years Ta = 85°C
		10000	_	_		Retained for 20 years Ta = 85°C

- Note 1. 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.
- Note 2. The listed numbers of times apply when using the flash memory programmer and self-programming.
- Note 3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

Table 2.51 Code flash memory characteristics

Conditions:  $1.8 \text{ V} \le \text{VCC} \le 5.5 \text{ V}$ , VSS = 0 V,  $\text{Ta} = -40 \text{ to } +125 ^{\circ}\text{C}$ 

Parameter		Symbol	ICLK =	1 MHz		ICLK =	2 MHz,	3 MHz	4 MHz	≤ ICLK <	8 MHz	8 MHz	≤ ICLK <	32 MHz	ICLK =	32 MHz		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Programming time	4 bytes	t <sub>P4</sub>	_	74.7	656.5	_	51.0	464.6	_	41.7	384.8	_	37.1	346.2	_	34.2	321.9	μs
Erasure time	2 Kbytes	t <sub>E2K</sub>	_	10.4	312.2	_	7.7	258.5	-	6.4	231.8	_	5.8	218.4	_	5.6	214.4	ms
Blank checking time	4 bytes	t <sub>BC4</sub>	_	_	38.4	_	_	19.2	-	_	13.1	_	_	10.2	_	-	8.3	μs
ume	2 Kbytes	t <sub>BC2K</sub>	_	_	2618.9	_	_	1309.5	_	_	658.3	_	_	332.8	_	_	234.1	μs
Time taken to fo the erasure	rcibly stop	t <sub>SED</sub>	_	_	18.0	_	_	14.0	_	_	12.0	_	_	11.0	_	_	10.3	μs
Security setting	time	t <sub>AWSSAS</sub>	_	18.0	525.5	_	14.3	468.7	_	12.5	440.7	_	11.6	426.7	_	11.3	422.3	ms
Time until progra starts following of of the Software s instruction	cancellation	_	20	_	_	20	_	_	20	_	_	20	_	_	20	_	_	μs
Flash memory m transition wait tir		t <sub>DIS</sub>	2	_	_	2	_	_	2	_	_	2	_	_	2	_	_	μs
Flash memory memory transition wait tir		t <sub>MS</sub>	15	_	_	15	_	_	15	_	_	15	_	_	15	_	_	μs

Note: The listed values do not include the time until the operations of the flash memory start following execution of an instruction by software.

Table 2.52 Data flash memory characteristics

Conditions: 1.8 V  $\leq$  VCC  $\leq$  5.5 V, VSS = 0 V, Ta = -40 to +125°C

Parameter		Symbol	ICLK =	1 MHz		ICLK =	2 MHz, 3	3 MHz	4 MHz	≤ ICLK <	8 MHz	8 MHz	≤ ICLK <	32 MHz	ICLK =	32 MHz		Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Programming time	1 byte	t <sub>P4</sub>	_	74.7	656.5	_	51.0	464.6	_	41.7	384.8	_	37.1	346.2	_	34.2	321.9	μs
Erasure time	256 bytes	t <sub>E2K</sub>	_	7.8	259.2	_	6.4	232.0	_	5.8	218.5	_	5.5	211.8	_	5.4	209.7	ms
Blank checking time	1 byte	t <sub>BC4</sub>	_	_	38.4	_	_	19.2	_	_	13.1	_	_	10.2	_	_	8.3	μs
ume	256 bytes	t <sub>BC2K</sub>	_	_	1326.1	_	_	663.1	_	_	335.1	_	_	171.2	_	_	121.0	μs
Time taken to forcibly stop the erasure		t <sub>SED</sub>	_	_	18.0	_	_	14.0	_	_	12.0	_	_	11.0	_	_	10.3	μs
Time until programming starts following cancellation of the Software standby instruction		_	20	_	_	20	_	_	20	_	_	20	_	_	20	_	_	μs
Time until reading following setting		t <sub>DSTOP</sub>	0.25	_	_	0.25	_	_	0.25	_	_	0.25	_	_	0.25	-	_	μs
Flash memory m transition wait tim		t <sub>DIS</sub>	2	_	_	2	_	_	2	_	_	2	_	_	2	-	_	μs
Flash memory m transition wait time		t <sub>MS</sub>	15	_	_	15	_	_	15	_	_	15	_	_	15	_	_	μs

Note: The listed values do not include the time until the operations of the flash memory start following execution of an instruction by software.

# 2.9 Serial Wire Debug (SWD)

Table 2.53 SWD characteristics (1) (1 of 2)

Conditions: VCC = 2.4 to 5.5 V

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
SWCLK clock cycle time	t <sub>SWCKcyc</sub>	80	_	_	ns	Figure 2.37
SWCLK clock high pulse width	tswckh	35	_	_	ns	
SWCLK clock low pulse width	t <sub>SECKL</sub>	35	_	_	ns	
SWCLK clock rise time	tswckr	_	_	5	ns	
SWCLK clock fall time	tswckf	_	_	5	ns	

### Table 2.53 SWD characteristics (1) (2 of 2)

Conditions: VCC = 2.4 to 5.5 V

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
SWDIO setup time	t <sub>SWDS</sub>	16	_	_	ns	Figure 2.38
SWDIO hold time	tswdh	16	_	_	ns	
SWDIO data delay time	t <sub>SWDD</sub>	2	_	70	ns	

# Table 2.54 SWD characteristics (2)

Conditions: VCC = 1.6 to 2.4 V

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
SWCLK clock cycle time	tswckcyc	250	_	_	ns	Figure 2.37
SWCLK clock high pulse width	tswckh	120	_	_	ns	
SWCLK clock low pulse width	tseckl	120	_	_	ns	
SWCLK clock rise time	tswckr	_	_	5	ns	
SWCLK clock fall time	tswckf	_	_	5	ns	
SWDIO setup time	t <sub>SWDS</sub>	50	_	_	ns	Figure 2.38
SWDIO hold time	t <sub>SWDH</sub>	50	_	_	ns	
SWDIO data delay time	t <sub>SWDD</sub>	2	_	170	ns	




Figure 2.37 SWD SWCLK timing




Figure 2.38 SWD input/output timing

# Appendix 1. Port States in each Processing Mode

Table A1.1 Port states in each processing mode (1 of 5)

Port name	Reset	Software Standby Mode
P000/AN008/IRQ6_D	Hi-Z	[IRQ6_D selected] IRQ6_D input [Other than the above] Keep-O
P001/AN009/IRQ7_A	Hi-Z	[IRQ7_A selected] IRQ7_A input [Other than the above] Keep-O
P002/AN010/IRQ7_C	Hi-Z	[IRQ7_C selected] IRQ7_C input [Other than the above] Keep-O
P003/AN011	Hi-Z	Keep-O
P004/AN012/IRQ2_E	Hi-Z	[IRQ2_E selected] IRQ2_E input [Other than the above] Keep-O
P008/AN002	Hi-Z	Keep-O
P009/AN003	Hi-Z	Keep-O
P010/VREFH0/AN000	Hi-Z	Keep-O
P011/VREFL0/AN001	Hi-Z	Keep-O
P012/AN004	Hi-Z	Keep-O
P013/AN005	Hi-Z	Keep-O
P014/AN006	Hi-Z	Keep-O
P015/AN007/IRQ1_A	Hi-Z	[IRQ1_A selected] IRQ1_A input [Other than the above] Keep-O
P100/AN022/IRQ2_A/TI04_A/TO04_A/TI01_B/TO01_B/RXD0_A/SI00_A/SDA00_A/ RXDA0_D/SCLA0_D	Hi-Z	[IRQ2_A selected] IRQ2_A input [RXDA0_D selected] RXDA0_D input [SCLA0_D selected] SCLA0_D input/output [Other than the above] Keep-O
P101/AN021/IRQ3_A/TI07_A/TO07_A/TI00_C/TXD0_A/SO00_A/TXDA0_D/ SDAA0_D	Hi-Z	[IRQ3_A selected] IRQ3_A input [TXDA0_D selected] TXDA0_D output [SDAA0_D selected] SDDA0_D input/output [Other than the above] Keep-O
P102/PCLBUZ0_B/IRQ4_A/TI06_A/TO06_A/TO00_C/RTCOUT_C/SCK00_A/ SCL00_A/RXDA1_A/SCLA1_B	Hi-Z	[PCLBUZ0_B selected] PCLBUZ0_B output [IRQ4_A selected] IRQ4_A input [RTCOUT_C selected] RTCOUT_C output [RXDA1_A selected] RXDA1_A input [SCLA1_B selected] SCLA1_B input/output [Other than the above] Keep-O

Table A1.1 Port states in each processing mode (2 of 5)

Port name	Reset	Software Standby Mode
P103/IRQ5_A/TI05_A/TO05_A/SSI00_A/TXDA1_A/SDAA1_B	Hi-Z	[IRQ5_A selected] IRQ5_A input [TXDA1_D selected] TXDA1_D output [SDAA1_B selected] SDAA1_B input/output [Other than the above] Keep-O
P104/IRQ6_C/TI02_D/TO02_D/TI00_D/SCK10_A/SCL10_A	Hi-Z	[IRQ6_C selected] IRQ6_C input [Other than the above] Keep-O
P105/IRQ1_D/TI01_D/TO01_D/TO00_D/SI10_A/SDA10_A/RXDA1_B	Hi-Z	[IRQ1_D selected] IRQ1_D input [RXDA1_B selected] RXDA1_B input [Other than the above] Keep-O
P106/IRQ0_E/SO10_A/TXDA1_B	Hi-Z	[IRQ0_E selected] IRQ0_E input [TXDA1_B selected] TXDA1_B output [Other than the above] Keep-O
P107/IRQ7_D	Hi-Z	[IRQ7_D selected] IRQ7_D input [Other than the above] Keep-O
P108/SWDIO/TI03_B/TO03_B	Pull-up	Keep-O
P109/PCLBUZ1_B/IRQ4_B/TI02_A/TO02_A/TXD2_A/SO20_A/TXDA0_C/SDAA0_C	Hi-Z	[PCLBUZ1_B selected] PCLBUZ1_B output [IRQ4_B selected] IRQ4_B input [TXDA0_C selected] TXDA0_C output [SDAA0_C selected] SDAA0_C input/output [Other than the above] Keep-O
P110/IRQ3_B/TI01_A/TO01_A/RXD2_A/SI20_A/SDA20_A/RXDA0_C/SCLA0_C	Hi-Z	[IRQ3_B selected] IRQ3_B input [RXDA0_C selected] RXDA0_C input [SCLA0_C selected] SCLA0_C input/output [Other than the above] Keep-O
P111/IRQ1_C/TI07_B/TO07_B	Hi-Z	[IRQ1_C selected] IRQ1_C input [Other than the above] Keep-O
P112/IRQ2_B/TI03_A/TO03_A/SCK20_A/SCL20_A/SSI00_C	Hi-Z	[IRQ2_B selected] IRQ2_B input [Other than the above] Keep-O
P113/SO21_B	Hi-Z	Keep-O
P114/SI21_B/SDA21_B	Hi-Z	Keep-O
P115/SCK21_B/SCL21_B	Hi-Z	Keep-O

Table A1.1 Port states in each processing mode (3 of 5)

Port name	Reset	Software Standby Mode
P200/IRQ0_A/NMI	Hi-Z	[NMI/IRQ0_A selected] NMI/IRQ0_A input [Other than the above] Hi-Z
P201/PCLBUZ0_A/IRQ5_B/TI05_B/TO05_B/RTCOUT_B/SCK11_B/SCL11_B/ SSI00_B	Hi-Z	[PCLBUZ0_A selected] PCLBUZ0_A output [IRQ5_B selected] IRQ5_B input [RTCOUT_B selected] RTCOUT_B output [Other than the above] Keep-O
P204/SCK01_A/SCL01_A	Hi-Z	Keep-O
P205/PCLBUZ1_A/IRQ5_C/SI01_A/SDA01_A/RXDA1_E/SCLA1_E	Hi-Z	[PCLBUZ1_A selected] PCLBUZ1_A output [IRQ5_C selected] IRQ5_C input [RXDA1_E selected] RXDA1_E input [SCLA1_E selected] SCLA1_E input/output [Other than the above] Keep-O
P206/RES*1	Pull-up	[RES (OFS1.PORTSELB = 1) selected] RES input [P206 (OFS1.PORTSELB = 0) selected] Keep-O
P206/IRQ0_C/SO01_A/TXDA1_E/SDAA1_E <sup>*2</sup>	Pull-up	[IRQ0_C selected] IRQ0_C input [TXDA1_E selected] TXDA1_E output [SDAA1_E selected] SDAA1_E input/output [Other than the above] Keep-O
P207/IRQ2_C/TO00_B/SI01_B/SDA01_B/RXDA0_A/SCLA1_A	Hi-Z	[IRQ2_C selected] IRQ2_C input [RXDA0_A selected] RXDA0_A input [SCLA1_A selected] SCLA1_A input/output [Other than the above] Keep-O
P208/IRQ3_C/TI00_B/SCK01_B/SCL01_B/TXDA0_A/SDAA1_A	Hi-Z	[IRQ3_C selected] IRQ3_C input [TXDA0_A selected] TXDA0_A output [SDAA1_A selected] SDAA1_A input/output [Other than the above] Keep-O
P212/X1/IRQ1_B/TO00_A/TI03_C/TO03_C/RXD1_A/SI11_A/SDA11_A/RXDA0_B/ SCLA0_B	Hi-Z	[IRQ1_B selected] IRQ1_B input [RXDA0_B selected] RXDA0_B input [SCLA0_B selected] SCLA0_B input/output [Other than the above] Keep-O

Table A1.1 Port states in each processing mode (4 of 5)

Port name	Reset	Software Standby Mode
P213/X2/EXCLK/IRQ0_B/TI00_A/TI02_B/TO02_B/TXD1_A/SO11_A/TXDA0_B/SDAA0_B	Hi-Z	[IRQ0_B selected] IRQ0_B input [TXDA0_B selected] TXDA0_B output [SDAA0_B selected] SDAA0_B input/output [Other than the above] Keep-O
P214/XCOUT	Hi-Z	[Sub-clock Oscillator selected] Sub-clock Oscillator is operating [Other than the above] Hi-Z
P215/XCIN	Hi-Z	[Sub-clock Oscillator selected] Sub-clock Oscillator is operating [Other than the above] Hi-Z
P300/SWCLK/TI04_B/TO04_B	Pull-up	Keep-O
P301/IRQ6_A/TI06_B/TO06_B/SI21_A/SDA21_A/RXDA1_C/SCLA1_C	Hi-Z	[IRQ6_A selected] IRQ6_A input [RXDA1_C selected] RXDA1_C input [SCLA1_C selected] SCLA1_C input/output [Other than the above] Keep-O
P302/IRQ0_D/TI05_C/TO05_C/SCK21_A/SCL21_A/TXDA1_C/SDAA1_C	Hi-Z	[IRQ0_D selected] IRQ0_D input [TXDA1_C selected] TXDA1_C output [SDAA1_C selected] SDAA1_C input/output [Other than the above] Keep-O
P303/SO21_A	Hi-Z	Keep-O
P304	Hi-Z	Keep-O
P400/SCLA1_D	Hi-Z	[SCLA1_D selected] SCLA1_D input/output [Other than the above] Keep-O
P401/SDAA1_D	Hi-Z	[SDAA1_D selected] SDAA1_D input/output [Other than the above] Keep-O
P402/IRQ2_D/TXD2_B/SO20_B/TXDA0_F	Hi-Z	[IRQ2_D selected] IRQ2_D input [TXDA0_F selected] TXDA0_F output [Other than the above] Keep-O
P403/IRQ4_E/RXD2_B/SI20_B/SDA20_B/RXDA0_F	Hi-Z	[IRQ4_E selected] IRQ4_E input [RXDA0_F selected] RXDA0_F input [Other than the above] Keep-O

Table A1.1 Port states in each processing mode (5 of 5)

Port name	Reset	Software Standby Mode
P407/PCLBUZ0_C/IRQ4_C/RTCOUT_A/SCK11_A/SCL11_A/SDAA1_F	Hi-Z	[PCLBUZO_C selected] PCLBUZO_C output [IRQ4_C selected] IRQ4_C input [RTCOUT_A selected] RTCOUT_A output [SDAA1_F selected] SDAA1_F input/output [Other than the above] Keep-O
P408/IRQ7_B/TI04_C/TO04_C/SCLA1_F	Hi-Z	[IRQ7_B selected] IRQ7_B input [SCLA1_F selected] SCLA1_F input/output [Other than the above] Keep-O
P409/IRQ6_B/TI03_E/TO03_E/SCK11_C/SCL11_C	Hi-Z	[IRQ6_B selected] IRQ6_B input [Other than the above] Keep-O
P410/IRQ4_D/TI02_C/TO02_C/SCK20_B/SCL20_B/SSI00_D/RXDA1_D/SCLA0_E	Hi-Z	[IRQ4_D selected] IRQ4_D input [RXDA1_D selected] RXDA1_D input [SCLA0_E selected] SCLA0_E input/output [Other than the above] Keep-O
P411/IRQ3_D/TI01_C/TO01_C/SCK11_D/SCL11_D/TXDA1_D/SDAA0_E	Hi-Z	[IRQ3_D selected] IRQ3_D input [TXDA1_D selected] TXDA1_D output [SDAA0_E selected] SDAA0_E input/output [Other than the above] Keep-O
P500/TI03_D/TO03_D/SCK00_B/SCL00_B	Hi-Z	Keep-O
P501/TI04_D/TO04_D/TXD0_B/SO00_B/TXDA0_E/SDAA0_F	Hi-Z	[TXDA0_E selected] TXDA0_E output [SDAA0_F selected] SDAA0_F input/output [Other than the above] Keep-O
P502/IRQ5_D/RXD0_B/SI00_B/SDA00_B/RXDA0_E/SCLA0_F	Hi-Z	[IRQ5_D selected] IRQ5_D input [RXDA0_E selected] RXDA0_E input [SCLA0_F selected] SCLA0_F input/output [Other than the above] Keep-O
P913/SDAA0_A	Hi-Z	[SDAA0_A selected] SDAA0_A input/output [Other than the above] Keep-O
P914/SCLA0_A	Hi-Z	[SCLA0_A selected] SCLA0_A input/output [Other than the above] Keep-O
	Hi-Z	Keep-O

Note:

Hi-Z: High-impedance Keep-O: Output pins retain their previous values. Input pins become high-impedance.

Note 1. "P206" is available only for 32 pin product.

Note 2. "P206/IRQ0\_C/SO01\_A/TXDA1\_E/SDAA1\_E" is available for 48 and 64 pins product.

# Appendix 2. Package Dimensions

Information on the latest version of the package dimensions or mountings is displayed in "Packages" on the Renesas Electronics Corporation website.




Figure A2.1 LFQFP 64-pin 0.5mm pitch




Figure A2.2 LFQFP 48-pin




Figure A2.3 HWQFN 48-pin




Figure A2.4 LQFP 32-pin




Figure A2.5 HWQFN 32-pin

## Appendix 3. I/O Registers

This appendix describes I/O register addresses, access cycles, and reset values by function.

### 3.1 Peripheral Base Addresses

This section provides the base addresses for peripherals described in this manual.

Table A3.1 shows the name, description, and the base address of each peripheral.

Table A3.1 Peripheral base address

Name	Description	Base address
SRAM	SRAM Control	0x4000_2000
BUS	BUS Control	0x4000_3000
DTC	Data Transfer Controller	0x4000_5400
ICU	Interrupt Controller	0x4000_6000
DBG	Debug Function	0x4001_B000
SYSC	System Control	0x4001_E000
ELC	Event Link Controller	0x4004_1000
IWDT	Independent Watchdog Timer	0x4004_4400
MSTP	Module Stop Control	0x4004_7000
CRC	CRC Calculator	0x4007_4000
PORT0	Port 0 Control	0x400A_0000
PORT1	Port 1 Control	0x400A_0020
PORT2	Port 2 Control	0x400A_0040
PORT3	Port 3 Control	0x400A_0060
PORT4	Port 4 Control	0x400A_0080
PORT5	Port 5 Control	0x400A_00A0
PORT9	Port 9 Control	0x400A_0120
PFS_A	Pmn Pin Function Select	0x400A_0200
PORGA	Product Organize	0x400A_1000
ADC_D	12-bit A/D Converter	0x400A_1800
SAU0	Serial Array Unit 0	0x400A_2000
SAU1	Serial Array Unit 1	0x400A_2200
TAU	Timer Array Unit	0x400A_2600
RTC_C	Realtime Clock	0x400A_2C00
IICA	I <sup>2</sup> C Bus Interface	0x400A_3000
UARTA	Serial Interface UARTA	0x400A_3400
TML32	32-bit Interval Timer	0x400A_3800
PCLBUZ	Clock Output/Buzzer Output Controller	0x400A_3B00
TRNG	True Random Number Generator	0x400D_1000
FLCN	Flash I/O Registers	0x407E_C000

Note: Name = Peripheral name

Description = Peripheral functionality

Base address = Lowest reserved address or address used by the peripheral

### 3.2 Access Cycles

This section provides access cycle information for the I/O registers described in this manual.



The following information applies to Table A3.2:

- Registers are grouped by associated module.
- The number of access cycles indicates the number of cycles based on the specified reference clock.
- In the internal I/O area, reserved addresses that are not allocated to registers must not be accessed, otherwise operations cannot be guaranteed.
- The number of I/O access cycles depends on bus cycles of the internal peripheral bus, divided clock synchronization cycles, and wait cycles of each module.

Note: This applies to the number of cycles when access from the CPU does not conflict with the instruction fetching to the external memory or bus access from other bus master such as DTC.

Table A3.2 shows the register access cycles.

Table A3.2 Access cycles

	Address		Number of access cycles			
Peripherals	From	То	Read	Write	Cycle unit	Related function
SRAM, BUS, DTC, ICU, DBG	0x4000_2000	0x4001_BFFF		3	ICLK	Memory Protection Unit, SRAM, Buses, Data Transfer Controller, Interrupt Controller, CPU, Flash Memory
SYSC	0x4001_E000	0x4001_E6FF		2	ICLK	Low Power Modes, Resets, Low Voltage Detection, Clock Generation Circuit, Register Write Protection
ELC, IWDT, MSTP	0x4004_0000	0x4004_7FFF		3	PCLKB	Event Link Controller, Watchdog Timer, Module Stop Control
CRC	0x4007_4000	0x4007_4FFF		3	PCLKB	CRC Calculator
PORT, PFS_A, PORGA, ADC12, SAU0, SAU1, TAU, RTC, IICA, UARTA, TML32, PCLBUZ	0x400A_0000	0x400A_3FFF		2	PCLKB	I/O Ports, 12-bit A/D Converter, Serial Array Unit 0, Serial Array Unit 1, Timer Array Unit, Real time Clock, I <sup>2</sup> C Bus Interface, Serial Interface UARTA, 32-bit Interval Timer, Clock/Buzzer Output Controller
TRNG	0x400D_1000	0x400D_1FFF		3	PCLKB	True Random Number Generator
FLCN	0x407E_C000	0x407E_FFFF		7	ICLK	Data Flash, Flash Control

# Appendix 4. Peripheral Variant

Table A4.1 shows the correspondence between the module name used in this manual and the Peripheral Variant.

Table A4.1 Module name vs Peripheral Variant

Module name	Peripheral Variant
ADC12	ADC_D
RTC	RTC_C

RA0E2 Datasheet Revision History

# **Revision History**

#### Revision 1.00 — Dec 27, 2024

Initial release

#### Revision 1.10 — Nov 28, 2025

#### Features:

• Updated Memory.

#### 1. Overview:

- Updated Figure 1.1 Block diagram.
- Updated Table 1.13 Function comparison.
- Updated Table 1.14 Pin functions.
- Updated Table 1.15 Pin list.

#### 2. Electrical Characteristics:

- Updated Table 2.23 In UART communications with devices operating at the same voltage levels.
- Updated 2.6.1 A/D Converter Characteristics.
- Updated Table 2.44 Temperature sensor/internal reference voltage characteristics.

#### Appendix 1. Port States in each Processing Mode:

Updated Table A1.1 Port states in each processing mode.



# General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

- 1. Precaution against Electrostatic Discharge (ESD)
  - A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.
- 2. Processing at power-on
  - The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.
- 3. Input of signal during power-off state
  - Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.
- 4. Handling of unused pins
  - Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible
- 5. Clock signals
  - After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.
- 6. Voltage application waveform at input pin
  - Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.).
- 7. Prohibition of access to reserved addresses
  - Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.
- 8. Differences between products
  - Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

#### **Notice**

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <a href="https://www.renesas.com/contact/">www.renesas.com/contact/</a>