

#### RAA223021

700V AC/DC Buck Regulator with Ultra-Low Standby Power

The RAA223021 is a universal input AC/DC switching buck regulator with ultra-low standby power that features a 700V integrated MOSFET capable of delivering up to 12W output power. It supports output voltage as low as 5V.

The RAA223021 combines constant off-time control for heavy load and Pulse Frequency Modulation (PFM) for light-load operation. Constant off-time controls switching frequency above the audible frequency around 43kHz. PFM eliminates any potential audible noises while offering superior light-load efficiency and ultra-low power consumption (<20mW at no load). The efficiency is achieved up to 80%. The built-in frequency dithering further reduces EMI noise spectrum.

The RAA223021 also features input brownout protection that prevents input circuitry from the overcurrent at low input voltage, and hiccup protections for output fault conditions such as short-circuit, overload, overvoltage, and open feedback.

The RAA223021 is available in a small 7 Ld SOIC package.

#### **Features**

- Ultra-low standby power (<20mW)</li>
- No audible noise
- Low quiescent current (<80µA)</li>
- Output voltage as low as 3.3V
- Low EMI with frequency dithering
- 7 Ld SOIC package
- Programmable PFM allows optimization of C<sub>OUT</sub> for various standby power requirements
- Protection features: Short-Circuit Protection (SCP), Overload Protection (OLP), Overvoltage Protection (OVP), open feedback protection, and Over-Temperature Protection (OTP).

### **Applications**

- Home appliances
- Home automation, IoT, and sensors
- Metering and Industry control
- Bias power




Figure 1. Typical RAA223021 Buck Application Circuit

Table 1. Maximum Output Current (Maximum Ambient 85°C)

Output Setting Voltage (V) 120V <sub>AC</sub>		230V <sub>AC</sub>	90V <sub>AC</sub> ~265V <sub>AC</sub>
3.3	0.67A	0.58A	0.56A
5	0.67A	0.66A	0.6A
9	0.64A	0.6A	0.56A
12	0.56A	0.54A	0.5A
15	0.56A	0.52A	0.5A
24	0.49A	0.5A	0.46A

# **Contents**

1.	Over	view	. 4
	1.1	Block Diagram	. 4
2.	Pin I	nformation	. 5
	2.1 2.2	Pin Assignments Pin Descriptions	
3.	Spec	sifications	. 6
	3.1 3.2 3.3 3.4	Absolute Maximum Ratings	. 6
4.	Туріс	cal Characterization Graphs	. 9
5.	Deta	iled Description	12
	5.1 5.2 5.3 5.4 5.5 5.6	Constant Off-Time Mode  PFM Mode  Output Voltage Sampling  Soft Start-Up  Overload Protection  Short-Circuit Protection	12 13 13 14
6.	Appl	ication Topologies	16
7.	Desi	gn Guidance	17
	7.1 7.2 7.3 7.4 7.5 7.6	Feedback Resistor Selection Output Inductor Selection Feedback Capacitor (CFB1) Selection Output Capacitor Selection Bias Capacitor Selection Dummy Resistor Selection	17 17 18 19 20
	7.7 7.8	Power Capability  PCB Layout Guidance	
8.	_	Performance	
o. 9.		refrormance	
10.		ring Information	
11.	Revis	sion History	23

R16DS0074EU0102 Rev.1.02 Dec 7, 2022

## 1. Overview

# 1.1 Block Diagram





Figure 2. Block Diagram of RAA223021

# 2. Pin Information

# 2.1 Pin Assignments



# 2.2 Pin Descriptions

Pin Number	Pin Name	Description
1	VCC	IC supply voltage
2	FB	Feedback pin
4	DRAIN	Internal power MOSFET drain
5-8	SOURCE	Internal power MOSFET source

# 3. Specifications

## 3.1 Absolute Maximum Ratings

**CAUTION:** Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

Parameter	Minimum	Maximum	Unit
VCC	-0.3	+6.5	V
VFB	-0.3	+6.5	V
DRAIN (to SOURCE)	- 0.3	700V	V
Continuous Power Dissipation (T <sub>A</sub> = +25°C)		1	W
ESD Rating	Va	lue	Unit
Human Body Model (Tested per JS-001-2017)	1.2		kV
Charged Device Model (Tested per JS-002-2014)	1		kV
Latch-Up (Tested per JESD78E; Class 2, Level A)	10	00	mA

### 3.2 Thermal Information

Thermal Resistance (Typical)	θ <sub>JA</sub> (°C/W) <sup>[1]</sup>	θ <sub>JC</sub> (°C/W) <sup>[2]</sup>	
7 Ld SOIC	50	23	

<sup>1.</sup> θ<sub>JA</sub> is measured in free air with the component mounted on a 1-layer test board with thermal copper 555mm<sup>2</sup> in size and 1oz Cu (35μm) thickness

<sup>2.</sup> For  $\theta_{\text{JC}},$  the case temperature location is taken at the package top center.

Parameter	Minimum	Maximum	Unit
Maximum Junction Temperature		+150	°C
Maximum Storage Temperature Range	-60	+150	°C
Pb-Free Reflow Profile	See TB493		

## 3.3 Recommended Operating Conditions

Parameter	Minimum	Maximum	Unit
Supply Voltage, V <sub>DRAIN</sub>		375	V
Ambient Temperature	-40	+85	°C
Output Voltage	3.3		V

# 3.4 Electrical Specifications

Typical operating conditions at 25°C,  $V_{DRAIN}$  = 100V,  $V_{CC}$  = 5.6V,  $T_{J}$  = -40 to +125°C, unless otherwise specified.

Parameter	Symbol	Test Conditions	Min <sup>[1]</sup>	Тур	Max <sup>[1]</sup>	Unit
Startup and Power FET					l	
Internal V <sub>CC</sub> Startup Current	I <sub>VCC_START</sub>	V <sub>CC</sub> = 4V		2.5		mA
Drain Leakage Current	I <sub>D_LEAK</sub>	V <sub>CC</sub> = 0V, V <sub>DRAIN</sub> = 325V, V <sub>FB</sub> = 2.6V		1		μA
I <sub>DRAIN</sub> Bias	I <sub>D_BIAS</sub>	V <sub>DRAIN</sub> = 375V			10	μA
Power FET Breakdown Voltage	V <sub>DS(BR)</sub>	T <sub>J</sub> = 25°C	700			V
Power FET On-Resistance	r <sub>DS(ON)</sub>	T <sub>J</sub> = 25°C, I <sub>DS</sub> = 30mA, V <sub>CC</sub> = 5.8V		4	5.5	Ω
		T <sub>J</sub> = 125°C		7	8.5	Ω
V <sub>CC</sub> Supply						
V <sub>CC</sub> Start (Rising)	V <sub>CC_START</sub>		5.6	6	6.4	V
V <sub>CC</sub> when Internal Regulator Off	V <sub>CC_OFF</sub>		5.6	6	6.4	V
V <sub>CC</sub> (Falling) Regulator On at Startup	V <sub>CC_ON</sub>		5.45	5.9	6.25	V
Internal V <sub>CC</sub> On/Off Hysteresis	V <sub>CC_HYS</sub>		0.10	0.15		V
V <sub>CC</sub> (Fallng) Regulator On after Startup	V <sub>CC_ON_SS</sub>		4.3	4.5	4.9	V
V <sub>CC</sub> Undervoltage Threshold (Falling)	V <sub>CC_UVLO</sub>	IC stop switching	3.8	4	4.4	V
V <sub>CC</sub> Shunt Regulator On (Rise)	V <sub>CC_SON</sub>	External V <sub>CC</sub> supply, internal shunt on		6.2	6.5	V
V <sub>CC</sub> Shunt Regulator Off (Fall)	V <sub>CC_SOFF</sub>	External V <sub>CC</sub> supply, internal shunt off		6.1	6.45	V
V <sub>CC</sub> Quiescent Current	I <sub>VCC_Q</sub>	V <sub>FB</sub> > 2.5V, no switching		80	125	μΑ
V <sub>CC</sub> Current During Switching	lvcc	$V_{FB}$ < 2.5V, switching frequency = 43kHz, D = 0.15, $V_{CC}$ = $V_{CC\_ON}$ + 0.1V		225	325	μA
V <sub>CC</sub> Discharging Current Hiccup Timing	I <sub>QVCC3</sub>	V <sub>CC</sub> discharge timing for fault hiccup delay		20	33	μΑ
Current Sense	•				ı	
Peak Current Limit	I <sub>PK</sub>	di/dt = $600$ mA/ $\mu$ s, T $_{J}$ = $25$ °C, V $_{CC}$ = $5.8$ V	875	1100	1325	mA
SCP Threshold <sup>[2]</sup>	I <sub>SC_TH</sub>			1.73		Α
Minimum Peak Current	I <sub>PKMIN</sub>	V <sub>IN</sub> = 85V <sub>AC</sub> , I <sub>OUT</sub> = 0, V <sub>CC</sub> = 5.8V		158		mA
Leading Edge Blank Time	t <sub>LEB</sub>	T <sub>J</sub> =25°C, V <sub>CC</sub> = 5.8V	200	250		ns
Feedback						
Feedback Voltage	V <sub>FB</sub>	T <sub>J</sub> =25°C, V <sub>CC</sub> = 5.8V	2.4	2.5	2.64	V
Transconductance	GM	I <sub>PK</sub> GM, V <sub>CC</sub> = 5.8V		22		S
Feedback Undervoltage Threshold	V <sub>FBUV</sub>	V <sub>CC</sub> = 5.7V	1.6	1.7	1.8	V
Feedback Threshold for Increased Off-Time	V <sub>FB_TOFFMIN</sub>	V <sub>CC</sub> = 5.0V		0.88		V
Feedback Overvoltage	V <sub>FBOV</sub>		2.8	3	3.35	V
Timing	l		1		1	
Minimum Off-Time	t <sub>OFF_MIN</sub>	V <sub>CC</sub> = 5.0V	18	23	32	μs

Typical operating conditions at 25°C,  $V_{DRAIN}$  = 100V,  $V_{CC}$  = 5.6V,  $T_{J}$  = -40 to +125°C, unless otherwise specified.

Parameter	Symbol	Test Conditions	Min <sup>[1]</sup>	Тур	Max <sup>[1]</sup>	Unit
Maximum On-Time	t <sub>ON_MAX</sub>	V <sub>CC</sub> = 5.0V	11	14	18	μs
Minimum Off-Time in Short-Circuit	t <sub>OFFMIN_SC</sub>	V <sub>CC</sub> = 5.0V		150		μs
Hiccup Restart Delay	t <sub>HICC</sub>	C <sub>VCC</sub> = 1μF		90		ms
OLP Timer	t <sub>OLP</sub>	$f_{SW} = 43kHz, V_{FB} < 1.7V, V_{CC} = 5.0V$		1032		cycle
Thermal			•			
Over-Temperature Threshold	OTP <sub>TH</sub>			150		°C
Over-Temperature Hysteresis	OTP <sub>HYS</sub>			45		°C

<sup>1.</sup> Compliance to datasheet limits is assured by one or more methods: production test, characterization, and/or design.

<sup>2.</sup> Compliance to limits is established by design.

# 4. Typical Characterization Graphs

Typical operating conditions at 25°C,  $V_{DRAIN}$  = 100V,  $V_{CC}$  = 5.6V,  $V_{OUT}$  = 12V,  $I_{OUT}$  = 667mA, L2 = 680 $\mu$ H,  $C_{OUT}$  = 330 $\mu$ F, unless otherwise specified.




Figure 3. Feedback Voltage vs Temperature




Figure 4. V<sub>CC</sub> Start/Upper Limit vs Temperature




Figure 5. IC Supply Current vs Temperature




Figure 6. V<sub>CC</sub> Undervoltage Threshold vs Temperature




Figure 7. IC Quiescent Current vs Temperature




Figure 8. On-Resistance vs Temperature

Typical operating conditions at 25°C,  $V_{DRAIN}$  = 100V,  $V_{CC}$  = 5.6V,  $V_{OUT}$  = 12V,  $I_{OUT}$  = 667mA, L2 = 680 $\mu$ H,  $C_{OUT}$  = 330 $\mu$ F, unless otherwise specified. (Cont.)




Figure 9. Minimum Off-Time vs Temperature




Figure 10. Maximum On-Time vs Temperature




Figure 11. Startup ( $V_{IN} = 230V_{AC}$ )




Figure 12. Startup ( $V_{IN} = 230V_{AC}$ , No Load)




Figure 13. Short-Circuit Protection ( $V_{IN} = 230V_{AC}$ )





Figure 14. Over-Temperature Protection (V<sub>IN</sub> = 230V<sub>AC</sub>)

Typical operating conditions at 25°C,  $V_{DRAIN}$  = 100V,  $V_{CC}$  = 5.6V,  $V_{OUT}$  = 12V,  $I_{OUT}$  = 667mA, L2 = 680 $\mu$ H,  $C_{OUT}$  = 330 $\mu$ F, unless otherwise specified. (Cont.)

> 20 19 18

> 17

16 15



PIN\_STBY (MW) 14 13 12 11 10 75 125 175 225 V<sub>IN\_AC</sub> (V)

Figure 15. Overload Protection (V<sub>IN</sub> = 230V<sub>AC</sub>)

Figure 16. No Load Power Loss




Figure 17. Efficiency with 12V Output




Figure 18. Efficiency with 5V Output




Figure 19. Dynamic Load ( $V_{IN} = 230V_{AC}$ )




Figure 20. Load Regulation

275

## 5. Detailed Description

The RAA223021 adopts the high-side float switching topology as Figure 1 shows. A floating VCC supplies IC operation. The output voltage is sensed on the FB pin from an RC sampling network connected to the output, and compared with the internal reference through an error amplifier that controls the peak current accordingly.

#### 5.1 Constant Off-Time Mode

In heavy load, the power FET is turned on after a constant off-time. Because the on-time is comparably much smaller than the off-time, the IC operates with quasi-constant frequency. When the load current goes lower, the peak current becomes lower while still switching around 43kHz until it hits the minimum peak current limit. Because the switching frequency is always kept around 43kHz in the operation, no audible noises can be heard.

#### 5.2 PFM Mode

When the load current decreases below a certain value, the peak current is kept at the minimum level, while the off-time is gradually increased to maintain the output regulation. The IC goes into Pulse Frequency Modulation (PFM) operation as Figure 21 shows; therefore, losses are reduced because of switching frequency reduction. During this mode, while the switching frequency is reduced below 1kHz at no load, the audible noise is minimized by keeping the peak current at the minimum level. In the meantime, because of the low IC biasing current and small peak current, the standby power can be achieved below 20mW. The above operation is illustrated in Figure 22 and Figure 23.




Figure 21. PFM Operation in Light Load




Figure 22. Switching Frequency vs I<sub>OUT</sub>




Figure 23. Peak Current vs Switching Frequency

### 5.3 Output Voltage Sampling

The RC sampling network samples the output voltage through a forward-biased  $D_3$  when  $D_2$  is free-wheeling. When the  $D_2$  cathode goes high and  $D_2$  stops conducting current, the sampled voltage across  $C_{FB1}$  is discharged by  $R_{FB1}$  and  $R_{FB2}$ . In constant off-time operation, the FB pin voltage is slightly below the internal reference. The power FET is set on after a constant off-time. In PFM mode, when the sampled voltage on FB pin drops to internal reference, the power FET is clocked on. In this way, the light-load switching is set by the  $C_{FB1}$ ,  $R_{FB1}$ , and  $R_{FB2}$  for the corresponding load. Therefore, the required no-load standby power is achieved by choosing  $C_{FB1}$ , allowing you the flexibility to design your circuit for various standby power requirements. For detailed design guidance, see Feedback Capacitor (CFB1) Selection.

### 5.4 Soft Start-Up

The RAA223021 starts up with the  $V_{CC}$  capacitor charged by an internal HV current source. When the  $V_{CC}$  reaches up to 6V, the IC begins switching, the internal HV current source is turned off, and a start-up timer begins. When  $V_{CC}$  drops below 5.9V, the HV current source is on again, which is determined by the actual IC supply current. During the start-up, the output voltage ramps up gradually, which is controlled by a variable off-time set by the feedback voltage. After the timer expires (start-up is finished), the HV current source is on again only when  $V_{CC}$  drops to 4.5V. When  $V_{OUT}$  is established,  $V_{CC}$  can be supplied by  $V_{OUT}$  (optional) to save power consumption for high-efficiency and low-standby power, as Figure 24 shows.




Figure 24. RAA223021 Low Standby Power Buck Regulator

Figure 25 shows the start-up diagram.




Figure 25. RAA223021 Start-Up Diagram

### 5.5 Overload Protection

With the fixed minimum off-time (when  $V_{FB} \ge 0.825V$ ), the maximum load current that the RAA223021 allows is limited for a given output voltage and inductor, and therefore, is the maximum output current. However, when the output voltage continues to drop during the overload, the FET power losses increase and can cause potential IC overheating. Therefore, when  $V_{FB}$  reaches 1.7V, an internal comparator is triggered and starts an Overload Protection (OLP) timer. When the timer is expired, the overload situation is identified and the IC is shut off.  $V_{CC}$  is discharged by a 20 $\mu$ A internal current source to 4V and then charged up to 6V to resume switching (the interval without switching is the hiccup time). The overload protection time sequence is shown in Figure 26.




Figure 26. RAA223021 Overload Protection Diagram

#### 5.6 Short-Circuit Protection

When the output is shorted,  $V_{OUT} = 0$ ,  $V_{FB}$  drops to zero because of the feedback network, introducing a delay. Before  $V_{FB}$  drops to  $V_{FB\_TOFFMIN}$ , the RAA223021 operates with  $t_{ON\_MAX}$  and  $t_{OFF\_MIN}$ , which quickly builds up a high current (>1.3A) because the inductor peak current does not get reset. When the current reaches  $I_{SC\_TH}$ , a timer is started. If the inductor current reaches  $I_{SC\_TH}$  for four consecutive cycles, the RAA223021 determines that a short-circuit is present and immediately shuts off switching. The IC then quickly charges  $V_{CC}$  up to 6V and discharges it with a 20µA current source to 4V. When  $V_{CC}$  drops to 4V, a 2.5mA current source charges  $V_{CC}$  back to 6V where the IC resumes switching.

When the RAA223021 resumes switching, assuming  $V_{FB}$  drops to zero, the IC operates with the increased  $t_{OFFMIN\_MAX}$  so the inductor current can fully reset below the maximum peak limit. The RAA223021 operates in CCM with the inductor peak current being limited at 1100mA. The part remains in hiccup mode until the short is removed. When the short is removed,  $V_{OUT}$  returns to normal. This procedure is shown in Figure 27.




Figure 27. RAA223021 Short-Circuit Protection Diagram

# 6. Application Topologies




Figure 28. RAA223021 Buck with VCC Backfeed from C<sub>FB1</sub>




Figure 29. RAA223021 Buck with 5V Output




Figure 30. RAA223021 Buck with 3.3V Output




Figure 31. RAA223021 Buck/Boost

## 7. Design Guidance

To simplify the analysis, the following design guidelines are based on the circuit shown in Figure 1.

### 7.1 Feedback Resistor Selection

The output voltage is set by the resistor divider of  $R_{FB1}$  and  $R_{FB2}$ . Because of the diode forward voltage mismatch between the feedback diode  $D_3$  and free-wheeling diode  $D_2$ , an additional 0.5V offset is added in Equation 1 to calculate the resistor values of  $R_{FB1}$  and  $R_{FB2}$ . A series resistor with  $D_3$  can help decrease the mismatch affect.

(EQ. 1) 
$$\frac{R_{FB1}}{R_{FB2}} = \frac{V_{OUT} + 0.5}{V_{FB}} - 1$$

### 7.2 Output Inductor Selection

Because the buck regulator is designed with a constant off-time of 23µs at full load, design the output inductor according to Equation 2:

(EQ. 2) 
$$L \ge \frac{V_{OUT}t_{OFF\_MIN}}{2(I_{PK}-I_{O\_MAX})}$$

For example, if 
$$V_{OUT} = 12V$$
, if  $I_{O\_MAX} = 660 \text{mA}$ ,  $L \ge \frac{12 \times 23 \times 10^{-6}}{2 \times (1.1 - 0.66)} = 314 \mu \text{H}$ 

### 7.3 Feedback Capacitor (CFB1) Selection

The feedback capacitor  $C_{FB1}$  determines the pulse frequency at no load condition. The corresponding inductor current is shown in Figure 32.




Figure 32. The Inductor Current at No Load Operation

The average output current can be written as Equation 3.

(EQ. 3) 
$$\frac{I_{PKMIN}(t_{ON} + t_{OFF})}{2T} = I_{OUT\_MIN}$$

Because  $t_{ON}$ << $t_{OFF}$ ,  $I_{OUT\ MIN}$  can be written as:

$$\frac{I_{PKMIN}t_{OFF}}{2T} = I_{OUT\_MIN} \text{ , where } t_{OFF} = \frac{LI_{PKMIN}}{V_{OUT}}$$

Therefore:

(EQ. 4) 
$$I_{OUT\_MIN} = \frac{L(I_{PKMIN})^2}{2V_{OUT}T}$$

To have the required input standby power, P<sub>IN STBY</sub>, the power delivered to the output should satisfy Equation 5:

(EQ. 5) 
$$V_{OUT}I_{OUT\ MIN} = P_{IN\ STBY}\eta$$

where η is the light-load efficiency.

Replacing I<sub>OUT MIN</sub> with Equation 4 gives you Equation 6.

(EQ. 6) 
$$V_{OUT} \left( \frac{L(I_{PKMIN})^2}{2V_{OUT}T} \right) = P_{IN\_STBY} \eta$$

The required time interval T is calculated using Equation 7:

(EQ. 7) 
$$T = \frac{L(I_{PKMIN})^2}{2P_{IN} STBY^{\eta}}$$

Because the time interval T is primarily determined by the sampling network, it is related to C<sub>FB1</sub> in Equation 8:

(EQ. 8) 
$$C_{FB1} = \frac{V_{OUT}T}{\Delta V_{OUT}(R_{FB1} + R_{FB2})}$$

where  $\Delta V_{OUT}$  is the output voltage increase above the nominal  $V_{OUT}$  at no load.

From Equation 8, it can be seen that a bigger sampling capacitor leads to a smaller  $\Delta V_{OUT}$ , but  $C_{FB1}$  can not be too big as it calls for a huge COUT. A small  $\Delta V_{OUT}$  can cause erratic logic function of the internal PFM comparator in mode transition. Therefore, choose  $\Delta V_{OUT}$  properly according to the highest  $V_{OUT}$  allowed in the applications. When  $\Delta V_{OUT}$  is picked,  $C_{FB1}$  is calculated by using Equation 8.

#### 7.4 **Output Capacitor Selection**

The output capacitor needs to meet the requirement of the output ripple voltage and load transient response. Also, it needs to ensure the slew rate of the output voltage is slower than the discharging rate of the sampling capacitor (C<sub>FB1</sub>) in a defined step load transient, as shown in Figure 33. Therefore, C<sub>OUT</sub> is first calculated according to V<sub>OUT</sub> discharging by Equation 9.




Figure 33. Output Capacitor Discharging at Step Load

(EQ. 9) 
$$C_{OUT} \ge \frac{C_{FB1} \Delta I_{OUT} (R_{FB1} + R_{FB2})}{V_{OUT}}$$

However, the output capacitor should also be large enough to provide sufficient transient voltage support to load step (if any), as with the pulses being separated with a big time interval at no load the controller most likely cannot detect the voltage change and take action promptly.

(EQ. 10) 
$$C_{OUT} \ge \frac{\Delta I_{OUT} T}{0.07 V_{OUT}}$$

where 7% voltage drop is used in this example.

### 7.5 Bias Capacitor Selection

### 7.5.1 V<sub>CC</sub> Hold Up Capacitor C<sub>3</sub> Selection

The  $C_3$  capacitor holds up the  $V_{CC}$  voltage during PFM mode. In PFM mode, this capacitor provides hold up energy from output to the IC during off-time. This can achieve better light-load efficiency instead of taking energy from the input side. Renesas recommends setting the output ripple voltage smaller than 1V at no load condition with maximum input voltage, which is the worst case with the output capacitor keeping the no-load output voltage from getting too high. Its value is calculated from Equation 11.

(EQ. 11) 
$$C_3 = \frac{P_{IN\_STBY} \times T \times 2}{V_{OUT}^2 - (V_{OUT} - 1)^2}$$

### 7.5.2 V<sub>CC</sub> Capacitor C<sub>VCC</sub> Selection

The  $C_{VCC}$  capacitor filters the  $V_{CC}$  voltage and sets the hiccup time when OLP is triggered. After OLP is triggered, the  $V_{CC}$  capacitor is discharged by a discharge current,  $I_{QVCC3}$ . When the voltage of  $C_{VCC}$  drops to 4.5V, the IC restarts, and  $C_{VCC}$  is charged by  $I_{VCC}$  START to  $V_{CC}$  OFF again. Therefore, choose  $C_{VCC}$  based Equation 12.

(EQ. 12) 
$$t_{\text{hiccup}} = C_{\text{VCC}} \times 2 \times \left(\frac{1}{I_{\text{OVCC3}}} + \frac{1}{I_{\text{VCC-START}}}\right)$$

However,  $C_{VCC}$  also protects the  $V_{CC}$  voltage from overshoot from  $C_3$  when the chip is shut down. Therefore, for design consideration, the  $C_{VCC}$  capacitance should be at least doubled to  $C_3$ .

#### 7.5.3 Input Capacitor Selection

Typically, the input capacitance affects the inrush current, and therefore the input fuse and bridge selection. When using a bridge rectifier, the input capacitor is chosen as  $1.5 \sim 2\mu F/W$  for the universal input condition (Equation 13).

(EQ. 13) 
$$C_{IN} = V_{OUT} \times I_{OUT} \times 1.5 \mu F/W \div \eta$$

where  $\eta = 0.75$ 



## 7.6 Dummy Resistor Selection

At a no-load condition, the system standby power is determined by the IC quiescent current, feedback resistor bleeding current. If the required standby power is not low and to keep the no-load output voltage from getting too high, a dummy resistor can be added in parallel with the output capacitor. Its value is calculated using Equation 14.

$$\text{(EQ. 14)} \qquad R_0 = \frac{V_{OUT}}{\left(\frac{P_{IN\_STBY}\eta}{V_{OUT}} - I_q - \frac{VFB}{R_{FB2}}\right)}$$

where  $\eta = 0.4$ 

## 7.7 Power Capability

The maximum power the RAA223021 can deliver depends on the ambient temperature, output voltage, input voltage, and even PCB thermal design. In general, higher input voltage with lower ambient temperature allows a bit more power than a low input voltage at a higher ambient temperature. Also, it delivers more power at higher output voltages. Table 1 summarizes the maximum power the RAA223021 can deliver with ambient temperature up to 85°C. This table should be used as a reference and may vary because of actual PCB thermal design power capability.

### 7.8 PCB Layout Guidance

Proper layout is important to ensure a stable operation, good thermal behavior, EMI performance, and reliable operation for various operating environments. Pay attention to the following layout recommendations.

- Leave proper spacing (minimum 1.4mm) between high voltage (max 400V) traces and low voltage traces.
- Keep a small loop from the input filter capacitor to the IC, switching inductor, output capacitor, and to the ground
  of the input capacitor. Also, a small loop consisting of a switching inductor, output capacitor, and freewheeling
  diode
- Keep sufficient copper area on the IC drain and/or source pin for better thermal performance
- Keep the switching inductor away from the input EMI inductor to avoid noise coupling, especially when an unshielded switching inductor is used.
- Place the V<sub>CC</sub> decoupling capacitor and the FB pin decoupling capacitor close to the pins. A single-sided PCB layout example is shown in Figure 34.




Figure 34. Example PCB Layout

## 8. EMI Performance

Conducted EMI compliance for EN55022/CISPR22 (12V/600mA output)





Figure 35. Line, 120V<sub>AC</sub>

1 2 5 10 20 30 0.15 2 .5 1 2 Frequency (MHz)






Figure 36. Line, 230V<sub>AC</sub>

Figure 37. Neutral, 120V<sub>AC</sub>

Figure 38. Neutral,  $230V_{AC}$ 


Date: 2020-04-26


# 9. Package Outline Drawing


For the most recent package outline drawing, see M7.15A.

M7 15A


7 Lead Narrow Body Small Outline Plastic Package (SOIC) Rev 1,12/20








Typical Recommended Land Pattern



Side View "B"



Detall 'A'

#### Notes:

- Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
- 3. Unless otherwise specified, tolerance: Decimal ±0.05
- Dimension does not include interlead flash or protrusions.
   Interlead flash or protrusions shall not exceed 0.255mm per side.
- 5 The pin #1 identifier may be either a mold or mark feature.
- 6. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.

# 10. Ordering Information

Part Number <sup>[1][2]</sup>	Part Marking	Package Description (RoHS Compliant)	Pkg. Dwg. #	Carrier Type <sup>[3]</sup>	Temp Range
RAA2230214GSP#AA1	223021	7 Ld SOIC	M7.15A	Tube	-40 to +125°C
RAA2230214GSP#HA1				Reel, 2.5k	1
RAA2230214GSP#MA1				Reel, 250	1
RTKA223021DE0000BU	Universal input, Buck, 12V, 8W Evaluation Board				
RTKA223021DE0010BU	Universal input, Flyback, 12V, 12W Evaluation Board				

<sup>1.</sup> These Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J-STD-020.

- 2. For Moisture Sensitivity Level (MSL), see the RAA223021 device page. For more information about MSL, see TB363.
- 3. See TB347 for details about reel specifications.

Table 2. Key Differences between Family of Parts

Device	r <sub>DS(ON)</sub> (Ω)	I <sub>PK</sub> (mA)	t <sub>OFF_MIN</sub> (µs)	Package Options
RAA223011	14.5	520	32	8 Ld SOIC, 7 Ld SOIC, 5 Ld TSOT
RAA223012	14.5	335	19	8 Ld SOIC, 5 Ld TSOT
RAA223021	4	1100	23	7 Ld SOIC

# 11. Revision History

Revision	Date	Description
1.02	Dec 7, 2022	Updated the output power listed on page 1 from 8W to 12W.
		Updated revision numbers to the correct Renesas format.
1.01	May 12, 2021	Updated Table 1: added 24V output setting.
1.00	Feb 12, 2021	Initial release.

#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/