

#### RAA2P4200

Single Coil Inductive Position Sensor IC with I2C, PWM and Analog Interfaces

RAA2P4200 is a magnet-free, inductive position sensor ICs that can be used for absolute rotary, linear, or arc position sensing applications in industrial, medical, and consumer applications. It operates on the principle of eddy currents to detect the position of a simple metallic target that is moving above a set of coils, comprising one transmitter coil and two receiver coils.

These coils are typically copper traces on a printed circuit board (PCB). The transmitter coil induces a secondary voltage in the receiver coils, which varies depending on the position of the metallic target above them.

A signal representative of the target's position relative to the coils is calculated by demodulating and processing the secondary voltages from the receiver coils. The target can be made of various metals, including aluminum, steel, or a PCB with a printed copper layer.

The RAA2P4200 is equipped with:

- 14-bit I2C interface (up to 400Kbit/s)
- 12-bit Analog Output
- 12/14-bit PWM Output
- Additional analog voltage input for external devices.
- Digital input for reading both static or PWM coded external digital sensors. The information from external analog or digital inputs is available over the I2C interface.

### **Available Support**

Renesas provides application modules that demonstrate RAA2P4200 rotary, arc, and linear position sensing applications.

#### **Features**

- Cost-effective: no magnet required
- Immune to magnetic stray fields: no shielding required
- Suitable for harsh environments and high temperatures
- I2C, Analog or PWM interfaces
- Auxiliary 12-bit analog voltage input and 16-bit PWM input for external sensors
- Programmable through single wire UART and I2C protocol
- Nonvolatile memory enabling multiple programming options
- Single IC supports on-axis and off-axis rotation, linear motion, and arc motion sensing
- Adaptable to any full-scale angle range through coil design
- High accuracy position with I2C and PWM ≤0.1% full scale (with ideal coils), enabling sensor solutions up to 11-bit electrical accuracy
- Overvoltage and reverse polarity protection:
   ±18V on both supply and output pins
- Supply voltage programmable for: 3.3V ±0.3V or 5.0V ±0.5V
- Qualified for industrial application use from -40°C to +125°C ambient temperature
- 48 bits nonvolatile user ID memory space
- Small 16-TSSOP package (4.4mm × 5.0mm)

## **Typical Applications**

Linear / Angle position sensing in industrial and consumer electronics




Figure 1. Application Circuit Example

## **Contents**

1.	Pin /	Assignn	ments and Descriptions	5			
2.	Spec	cificatio	on	6			
	2.1	Absolu	ute Maximum Ratings	6			
	2.2	ESD F	Ratings	7			
	2.3	Opera	ating Conditions	7			
	2.4	Interfa	ace Pin Characteristics	10			
3.	Deta	iled Des	scription	12			
	3.1	Overvi	iew	12			
	3.2	Block	Diagram	13			
	3.3	LC Os	scillator	14			
		3.3.1	Parallel LC Resonator Calculations	14			
	3.4	Coil D	esign	15			
		3.4.1	Multi-periodic Coil Design Application Examples	16			
		3.4.2	Electrical vs. Mechanical Degrees	17			
4.	Line	arizatio	n	18			
5.	Inter	faces		19			
	5.1	I2C Int	terface	20			
		5.1.1	I2C Addressing	20			
		5.1.2	I2C Register Write	21			
		5.1.3	I2C Register Read	21			
		5.1.4	I2C CRC Check	21			
	5.2	22					
	5.3	PWM	Interface	23			
		5.3.1	PWM Diagnostics Mode	25			
	5.4	UART	Single Wire Programming Interface				
		5.4.1	Lock Feature	26			
6.	Auxi	iliary Inp	puts and Outputs	27			
		6.1.1	Digital Input	27			
		6.1.2	Analog Input	28			
		6.1.3	Digital Output	28			
7.	On-0	Chip Dia	agnostics	29			
	7.1	Broker	n Wires	30			
8.	User	r Progra	amming Options	31			
9.	Rela	ted Doo	cuments	32			
10.	D. 16-TSSOP Package Outline Drawings						
11.	. Marking Diagram						
		•	formation				
	Glossary						
		Revision History					
			<del>-</del>				

# **Figures**

Figure 1. Application Circuit Example	1
Figure 2. RAA2P4200	5
Figure 3. RAA2P4200 Input/Output Signals	12
Figure 4. Block Diagram	13
Figure 5. TX LC Oscillator Connection	14
Figure 6. Parallel Resonator Circuit	14
Figure 7. Coil Design for a Linear Motion Sensor	16
Figure 8. Coil Design for a 360° Rotary Sensor	16
Figure 9. Coil Design Using Single-Periodic Coil	17
Figure 10. Coil Design Using 4-Periodic Coil	17
Figure 11. Example of 16-Point Linearization	18
Figure 12. Linearization Transfer Function Parameters	19
Figure 13. I2C Interface Input/Output Pins	20
Figure 14. I2C Interface with Address Select	21
Figure 15. I2C Register Write Access	21
Figure 16. I2C Register Read Access	21
Figure 17. Analog Interface Input/Output Pins	22
Figure 18. Analog Output Transfer Function	23
Figure 19. PWM Interfaces (Standard and Differential Mode) Input/Output Pins	23
Figure 20. 12-bit PWM Signal in Normal Operation Mode	24
Figure 21. 14-bit PWM Signal in Normal Operation Mode	24
Figure 22. 12-bit PWM Signal in Diagnostics Low Mode	25
Figure 23. 12-bit PWM Signal in Diagnostics High Mode	25
Figure 24. 14-bit PWM Signal in Diagnostics Low Mode	
Figure 25. 14-bit PWM Signal in Diagnostics High Mode	
Figure 26. UART Single Wire NVM Programming	
Figure 28. Flag Output Configurations	28
Figure 29. Parasitic Currents on Analog Outputs with Broken VDD or Broken GND Lines	31
Tables	
Table 1. Pin Description	5
Table 2. Absolute Maximum Ratings	6
Table 3. ESD Ratings	7
Table 4. Electrical Characteristics, 5V and 3.3V Modes	7
Table 5. Position Resolution and Update Rate	8
Table 6. Non-volatile Memory Parameters [1]	8
Table 7. LC Oscillator Specifications	9
Table 8. Receiver Coils Front-End Specifications	9
Table 9. I2C Specifications	10
Table 10. Analog Output	11
Table 11. PWM Interface Parameters	11
Table 12. Linearization Parameters	
Table 13. Linearization Parameter Settings	19

RENESAS

### RAA2P4200 Datasheet

Table 14. Interfaces Overview	19
Table 15. I2C Interface User Programming Options	20
Table 16. I2C Address Selection Options in NVM	20
Table 17. Analog Interface User Programming Options	22
Table 18. PWM Interface User Programming Options	23
Table 19. Auxiliary Inputs and Digital Output Options	27
Table 20. Digital Input	27
Table 21. AIN Analog Input Parameters	28
Table 22. Diagnostic Parameters	29
Table 23. Diagnostic Monitors	29
Table 24. Diagnostic Levels with Pull-Up Resistors	30
Table 25. Diagnostic Levels with Pull-Down Resistors	31
Table 26. Global Programming Options	31

# 1. Pin Assignments and Descriptions




Figure 2. RAA2P4200

**Table 1. Pin Description** 

Pin Number	Name	Туре	Description
1	DIN		Auxiliary digital input for static or PWM signals, readable over I2C interface
2	ADR0	Digital Input	Address selection bit0 input for I2C interface (bit-strapping)
3	ADR1		Address selection bit1 input for I2C interface (bit-strapping)
4	AIN	Analog Input	Auxiliary analog (12-bit) input for external analog signal, readable over I2C interface
5	RX4		Receiver coil (COS_N)
6 RX3		Canaar Innut	Receiver coil (SIN_N)
7	RX2	- Sensor Input	Receiver coil (COS)
8	RX1		Receiver coil (SIN)
9	TX1	Transmitter Output	Connect the transmitter coil between the TX1 and TX2 pins, using series resistors $R_{Tx1}$ and $R_{Tx2}$ . The resonant frequency is adjusted with capacitors $C_{Tx1}$ and $C_{Tx2}$ from each coil terminal to GND
10	IO1	Digital I/O	I2C: SCL Analog: Not used PWM: Not used / PWM inverted
11	TX2	Transmitter Output	Connect the transmitter coil between the TX1 and TX2 pins, using series resistors $R_{Tx1}$ and $R_{Tx2}$ . The resonant frequency is adjusted with capacitors $C_{Tx1}$ and $C_{Tx2}$ from each coil terminal to GND
12	OUT2	Digital I/O	I2C: SDA Analog: Digital output PWM: Digital output / PWM output (differential PWM)
13	OUT1	Analog output Digital I/O	I2C: Digital output Analog: 12-bit analog ramp output AOUT PWM:12-bit /14-bit PWM output Single wire programming interface
14	VDD	Supply	External supply voltage (3.3V or 5.0V)
15	GND	Supply	Common ground connection
16	VDDD	Supply	Internally regulated digital supply voltage

## 2. Specification

### 2.1 Absolute Maximum Ratings

The absolute maximum ratings listed in Table 2 are stress ratings only. Exceeding these limits can cause permanent damage to the device. The functional operation of the RAA2P4200 at these maximum ratings is not guaranteed. Exposure to the absolute maximum rating conditions could impact device's reliability. All voltage levels are referenced to GND.

**Table 2. Absolute Maximum Ratings** 

Symbol	Parameter	Conditions	Minimum	Maximum	Units
V <sub>VDDmax</sub>	External supply voltage: VDD				
V <sub>IO1</sub>	Digital input pin voltage				
V <sub>OUT2</sub>	Digital I/O pin voltage	Continuous	-18	18	V
V <sub>OUT1</sub>	Analog/Digital output pin voltage				
V <sub>RX1</sub>	Sensor receiver coil input pin Voltage (RX1)				
$V_{RX2}$	Sensor receiver coil input pin Voltage (RX2)				
V <sub>RX3</sub>	Sensor receiver coil input pin Voltage (RX3)				
$V_{RX4}$	Sensor receiver coil input pin Voltage (RX4)	Continuous	-12	12	V
V <sub>DIN</sub>	Digital input pin voltage				
V <sub>ADR0</sub>	Digital input pin voltage				
V <sub>ADR1</sub>	Digital input pin voltage				
V <sub>AIN</sub>	Analog input pin voltage				
V <sub>Tx1</sub>	Transmitter output pin (TX1) voltage	Continuous	-0.3	5.5	V
V <sub>Tx2</sub>	Transmitter output pin (TX2) voltage	Continuous	-0.3	5.5	V
$V_{VDDDmax}$	Internal digital supply voltage, VDDD	VDDD is internally regulated with an external capacitor to GND	-0.3	2.0	V
T <sub>AMB</sub>	Ambient temperature		-40	125	°C
TJ	Junction temperature		-40	135	°C
T <sub>STOR</sub>	Storage temperature	Unmounted units must be limited to 10 hours at temperatures above 125°C to prevent pre-aging	-55	160	°C
R <sub>THJA</sub>	Thermal resistance junction to ambient: 16-TSSOP package	Velocity = 0m/s with 2s2p PCB test board (JEDEC 51-2, JEDEC 51-7)		89.5	K/W
R <sub>THJC</sub>	Thermal resistance junction to case: 16-TSSOP package	Junction to top of package		38.38	K/W

### 2.2 ESD Ratings

**Table 3. ESD Ratings** 

Symbol	Parameter	Conditions	Maximum	Units
V <sub>ESD</sub>	ESD tolerance for all pins Human Body Model: 100pF/1.5kΩ	According to JEDEC JS-001, classification 2	±2	kV
V <sub>CDM</sub>	ESD tolerance for all pins: Charged- Device Model (CDM)	According to JEDEC JS-002, classification C2b	±750	٧

### 2.3 Operating Conditions

All minimum/maximum specification limits are guaranteed by design, production testing, and/or statistical characterization. Conditions:  $T_{AMB} = -40$ °C to 125°C unless otherwise specified.  $C_{VDD} = 470$ nF,  $C_{VDDD} = 100$ nF.

Typical values are based on characterization results at default measurement conditions and are informative only.

Table 4. Electrical Characteristics, 5V and 3.3V Modes

Symbol	Parameter	Description	Minimum	Typical	Maximum	Units
V <sub>VDD5</sub>	Supply voltage, 5V mode		4.5	5.0	5.5	V
V5 <sub>UV</sub>	Undervoltage detection level, 5V mode	An undervoltage alarm is created if VDD falls below this limit	3.95	4.1	4.45	٧
V5 <sub>ov</sub>	Overvoltage detection level, 5V mode	An overvoltage alarm is created if VDD rises above this limit	5.55	6.15	6.5	٧
$V_{VDD3}$	Supply voltage, 3.3V mode		3.0	3.3	3.6	٧
V3 <sub>UV</sub>	Undervoltage detection level, 3.3V mode	An undervoltage alarm is created if VDD falls below this limit	2.7	2.8	2.98	V
V3 <sub>ov</sub>	Overvoltage detection level, 3.3V mode	An overvoltage alarm is created if VDD rises above this limit	3.65	3.85	4.04	٧
V <sub>VDD_TH_</sub> H	Power-on reset (POR), high threshold	Power-on reset (POR): the device is activated when VDD increases above this threshold		2.36	2.45	V
$V_{VDD\_TH\_L}$	Power-on reset (POR), low threshold	The device is deactivated when VDD decreases below this threshold	2.08	2.16		٧
V <sub>VDD</sub> POR_HYST	Power-on reset hysteresis		170	200	235	mV
t <sub>stup PE</sub>	Chart up times	Power-on reset (POR) to valid output signal, programming enabled			5	ms
t <sub>stup PL</sub>	Start-up times	Power-on reset (POR) to valid output signal, programming locked			3	ms
t <sub>stup cmd</sub>	Command timeout time	Time to wait before sending first command	1.5			ms
t <sub>ProgEn</sub>	Programming window enable time	Timeout window after POR, in which a first programming enable command must be sent			5	ms
t <sub>ProgUL</sub>	Programming window unlock time	Timeout window after programming enable in which a second unlock command must be completely sent <sup>i</sup>			75	ms

Symbol	Parameter	Description	Minimum	Typical	Maximum	Units
$V_{VDDD}$	Digital supply voltage	Internally regulated. Connect capacitor C <sub>VDDD</sub> = 100nF from VDDD to GND.	1.75	1.8	1.85	V
I <sub>AUXIN</sub>	Auxiliary Input on VDDD maximum external load current	VDDD must be connected to a capacitor C <sub>VDDD</sub> .	0		4	mA
I <sub>SHORT VDDD</sub>	VDDD short circuit current limitation		18.5	27	40	mA
Icc	Current consumption <sup>[1]</sup>	Without coils, no load	10	15	20	mA
$C_{VDDD}$	Capacitor from VDDD pin to GND		100			nF
C <sub>VDD</sub>	Capacitor from VDD pin to GND	Nominal value	100	470		nF

<sup>[1]</sup> With maximum position sampling rate (afe\_lp\_cfg = 0)

### Table 5. Position Resolution and Update Rate

Symbol	Parameter	Description	Minimum	Typical	Maximum	Units
RES <sub>I2C</sub>	Position resolution I2C interface			14		bit
RES <sub>AOUT</sub>	Position resolution Analog Output interface			12		bit
RES <sub>Pwm</sub>	Position resolution PWM interface		12		14	bit
A00	Position accuracy I2C and	Ambient temperature, nominal supply	-0.1		0.1	%FS
Acc <sub>l2C PWM</sub>	PWM interface	Over temperature and supply range	14 12 14 14 12 14 14 15 15 16 16 17 18 18 18 18 18 18 18 18 18 18 18 18 18	%FS		
٨٥٥	Position accuracy Analog	Ambient temperature, nominal supply	-0.5		0.5	%FS
Acc <sub>AOUT</sub>	Output interface	Over temperature and supply range	-0.7		0.7	%FS
t <sub>POS</sub>	Position refresh rate	Internal refresh rate of position information	2		3	μs

### Table 6. Non-volatile Memory Parameters [1]

Parameter	Conditions	Minimum	Typical	Maximum	Units
Data	Qualified according to JEDEC 22-A117	15 @T <sub>J</sub> = 100°C			Years
retention	Over product lifetime		>100 @T <sub>J</sub> = 25°C		rears
Write temperature	Allowed ambient temperature range for read and write access	-40		125	°C
Read temperature		-40		125	°C
Endurance [1]	0 1 1111			1000	NVM Write Cycles
Read Cycles	Over product lifetime	5x 10 <sup>11</sup>	1x 10 <sup>12</sup>		NVM Read events

Guaranteed by memory supplier
Verified number of program/erase cycles. Qualified with 2000 cycles.

**Table 7. LC Oscillator Specifications** 

Symbol	Parameter	Description	Minimum	Typical	Maximum	Units
f <sub>LC</sub>	Excitation frequency	LC oscillator frequency is determined by external components L and C.	2		5.5	MHz
R <sub>Peq</sub>	Equivalent parallel resistance of the LC resonant circuit		250			Ω
V	LC oscillator amplitude at VDD = 5.0V ±10%	Peak-to-peak voltage; pins TX1 vs. TX2; all modes. Adjustable by			8.8	Vpp
V <sub>TX_PP</sub>	LC oscillator amplitude at VDD = 3.3V ±10%	coil current.			2* V <sub>VDD3</sub>	νрр
I <sub>LC</sub>	Programmable transmitter coil drive current	T <sub>ambient</sub> = -40 to +125°C	0	[1]	16	mA
R <sub>Tx1</sub> , R <sub>Tx2</sub>	LC oscillator series resistors	Depending on coil design and excitation frequency (f <sub>LC</sub> )		10		Ω

<sup>[1]</sup> The required transmitter coil current is determined by the equivalent parallel resistance of the LC circuit, depending on coil design.

**Table 8. Receiver Coils Front-End Specifications** 

Symbol	Parameter	Description	Minimum	Typical	Maximum	Units
$V_{RX}$	RX coil amplitude	Differential coil input	5		200	$mV_{pp}$
A <sub>IN_mm</sub>	Maximum amplitude mismatch correction	Programmable gain mismatch correction of RX coil signals (SIN and COS)			15	%
Ain_offs_range%	Input offset correction range	Differential input offsets of sine or cosine signal, percentage of transmitter coil amplitude.	-0.2		0.2	%
Doffset	Coil input offset temperature drift	Over temperature range T <sub>AMB</sub>	-2.5		2.5	%
C <sub>RX1</sub> to C <sub>RX8</sub>	Receiver input filter capacitors	For improved EMC immunity		220		pF
		Digital filtering = OFF V <sub>RX</sub> = 50mV			0.1	° el. rms
Noise <sub>SP</sub>	Signal path noise level	Digital filtering = OFF V <sub>RX</sub> = 5mV			0.5	° el. rms

### 2.4 Interface Pin Characteristics

Table 9. I2C Specifications

Symbol	Parameter	Description	Minimum	Typical	Maximum	Units
f <sub>I2C</sub>	I2C clock rate				400	Kbit/s
t <sub>SCL_LOW</sub>	Low level state of SCL	Normal mode	4.7			μs
	clock	Fast mode	1.3			μs
t <sub>SCL_HIGH</sub>	High level state of SCL	Normal mode	4.0			μs
	clock	Fast mode	0.6			μs
$t_{R\_SDA\_SCL}$	Rise time of SDA/SCL	Normal mode			1000	ns
	(30%  to  70%) R <sub>SDA/SCL</sub> = 2kΩ	Fast mode	20		300	ns
t	Fall time of SDA/SCL	Normal mode	20		300	ns
$t_{F\_SDA\_SCL}$	(70% to 30%)	Fast mode	20		300	
	$R_{SDA/SCL} = 2k\Omega$	rastilloue	20			ns
V <sub>IH_I2C</sub>	High level input voltage	SCL clock input,	0.7×VDD		VDD+0.5	V
V <sub>IL_I2C</sub>	Low level input voltage	SDA data input	-0.5		0.3×VDD	V
		DIN, ADR0, ADR1				
$V_{I2C\_hyst}$	Hysteresis of Schmitt	SCL clock input	0.05 × VDD			V
	trigger input	SDA, DIN, ADR0, ADR1				
I <sub>LEAK</sub>	Input leakage current	VDD = 0V to 5.5V	-10		10	μA
·	SDA current limitation					<u> </u>
SDA lim thr	threshold	OUT2 pin 12 (SDA)	8		30	mA
	SDA output short current	Short to VDD, GND	14		26	mΛ
SDA sc lim	limitation <sup>[1]</sup>	VDD = 3.3V, 5V	14		20	mA
V <sub>OL_SDA</sub>	Output low voltage	3mA sink current	0		0.4	V
	SDA low level output	VDD = 3.0 to 5.5V				
	voltage open drain					
l <sub>OL</sub>	Low level output current	$V_{OL} = 0.4V,$ VDD = 5.5V,	3			mA
		$R_{SDA/SCL} = 2k\Omega$				
t <sub>SP</sub>	Input spike suppression	Spikes shorter than	400		426	ns
S.		t <sub>SP</sub> are suppressed				
Св	External capacitive load				400	pF
	for each bus line					
R <sub>SDA</sub> ,	External pull-up resistor at	Resistor value and	1.8	4.7		kΩ
$R_{SCL}$	pins SDA and SCL	capacitive load on				
		these pins are limiting the				
		maximum clock				
		frequency				
R <sub>ADR</sub>	External resistor at pin	Pull-up/pull-down,	1.8	3.3		kΩ
	ADR for I2C address	depending on I2C				
	selection	address setting.				
IDOUT lim thr I2C	DOUT current limitation	OUT1 pin 13 in	35		56	mA
ADOUT IIM thr IZC	threshold <sup>[2]</sup>	overload condition			30	111/1
I <sub>DOUT sc lim I2C</sub>	DOUT output short current	OUT1 pin 13	28		58	mA
	limitation <sup>[2]</sup>					

<sup>[1]</sup> With OUT2 drive strength set to "00" (out2\_io1\_drv = "00")

<sup>[2]</sup> With digital mode configuration (out1\_drv="10")

**Table 10. Analog Output** 

Symbol	Parameter	Description	Minimum	Typical	Maximum	Units
A <sub>OUT</sub>	AOUT voltage range		5		95	%VDD
I <sub>AOUT</sub> lim thr	AOUT current limitation threshold [1]	OUT1 pin 13 in overload condition	. 19 1		33	mA
I <sub>AOUT sc lim</sub>	AOUT output short current limitation	OUT1 pin 13 Short to VDD / GND VDD = 3.3V or 5V	23		38	mA
IDOUT lim thr AOUT	DOUT current limitation threshold	OUT2 pin 12 in overload condition	8		30	mA
I <sub>DOUT sc</sub> lim AOUT	DOUT output short current limitation [2]	OUT2 pin 12 Short to VDD/GND VDD = 3.3V or 5V	14		26	mA
C <sub>L,AOUT</sub>	Output buffer Load capacitance	Capacitor from AOUT to GND		47	100	nF
SR_AOUT	Output Buffer Slew Rate	At maximum load conditions	0.1			V/µs

<sup>[1]</sup> With Analog Out configuration (out1\_drv="01")

**Table 11. PWM Interface Parameters** 

Symbol	Parameter	Description	Minimum	Typical	Maximum	Units
OUT1 lim thr PWM	PWM Out limitation threshold [1]	Pin 13 (OUT1) PWM SE In overload condition	35		56	mA
I <sub>OUT1</sub> sc lim PWM	PWM output short current limitation [1]	Pin 13 (OUT1) PWM SE Short to VDD / GND VDD = 3.3V,5V	28		58	mA
OUT2 IO1 lim thr PWM	OUT2 and IO1 current limitation threshold	Pin 12 (OUT2) Pin 10 (IO1) In overload condition	6		30	mA
I OUT2 IO1 sc lim PWM	Output short current limitation <sup>[2]</sup>	Pin 12 (OUT2) Pin 10 (IO1) Short to VDD / GND VDD = 3.3V,5V	32		70	mA
.,	Output high voltage Push-pull	VDD= 3.3V	2.64			V
V <sub>OH_OUT2_PWM</sub>	mode Pin 12 (OUT2)	VDD= 5V	4			V
$V_{OL\_OUT2\_PWM}$	Output low voltage Push-pull mode Pin 12 (OUT2)	VDD= 3.3V, 5V			0.4	V
DC <sub>PWM</sub>	PWM duty cycle	Normal operation	5.56		94.44	%
DC <sub>РWМ_DHI</sub>	PWM duty cycle	Diagnostic low mode		2.78		%
DC <sub>PWM_DLO</sub>	PWM duty cycle	Diagnostic high mode		97.24		%
ft <sub>PWM</sub>	PWM frequency tolerance		-5		5	%
t <sub>PWM_</sub> r	PWM output rising edge, push-pull mode.	Load capacitance 4.7nF Output voltage rising from 10% to 90% @ 5V			5	us
t <sub>PWM_f</sub>	PWM output falling edge, push-pull mode	Load capacitance 4.7nF Output voltage falling from 90% to 10% @ 5V			5	us
R <sub>PULL-UP</sub>	Output Pull-up Resistance		1	2	10	kΩ

<sup>[1]</sup> With digital mode configuration (out1\_drv="10")

<sup>[2]</sup> With OUT2 slow configuration (out2\_io1\_drv="00")

<sup>[2]</sup> With OUT2 fast configuration (out2\_io1\_drv="11")

### 3. Detailed Description

### 3.1 Overview

The RAA2P4200 sensor IC is designed to drive a single transmitter coil and receive signals from one pair of receiver coils, typically created as traces on a printed circuit board. The receiver coils consist of two wire loops connected in anti-serial fashion, with the "sine" and "cosine" coils shifted by 90 electrical degrees. A metal target is placed above this coil arrangement.

When the IC drives an AC current into the transmitter coil, it generates an alternating magnetic field. This magnetic field induces secondary voltages in the receiver coils. Without a target, the induced voltages in the loops of the receiver coils cancel each other out, resulting in a net receiver voltage of zero.

When a metal target is placed above the coils, the magnetic field generates eddy currents on its surface. These eddy currents create a counter magnetic field, reducing the total flux density underneath. This leads to a reduction in the voltage induced in the receiver coil areas underneath the target, creating an imbalance in the anti-serial coil segment voltages.

The IC demodulates, offsets and corrects the amplitude of the signals from the two receiver coils with a 90° electrical phase shift design, which generates sine and cosine shaped voltages as the target is moving.

The RAA2P4200 IC amplifies, rectifies, and filters the receiver voltages, converting them into digital representation with an ADC. The digital sine and cosine signals are converted into a 0°to 360° absolute position. The signal accuracy can be further enhanced through a 2-dimentional,16-point linearization process.

The absolute position can be read over I2C interface, or PWM, or analog output.




Figure 3. RAA2P4200 Input/Output Signals

### 3.2 Block Diagram




Figure 4. Block Diagram

The main building blocks include:

- Analog front-end: Input EMC filter, offset, and gain control for the receiver signals.
- Demodulator: Converting RF modulated position signals to LF demodulated raw sine and cosine signals.
- Automatic Gain Control: Automatically adjusts the raw sine and cosine signal levels.
- High Speed ADC: Converts raw signals into digital format for further processing.
- Digital signal processing: Converts digital sine and cosine raw signals into synchronized absolute position information.
- 2D 16-point linearization: Supports up to 16 two-dimensional linearization points with freely programmable X-and Y- coordinates for each point (X= Position input, Y= Position output).
- Analog, I2C, PWM: Carries out post processing, clamping, signal integrity checks, and decodes channel information and other diagnostics information into the selected output format.
- TX Oscillator: Generates the transmitter coil signal.
- Temperature sensor: Internal temperature sensor used for chip diagnostics.
- Protection: All outputs are fully protected against overvoltage, reverse polarity and short circuit, enabling direct cable connection to these outputs and eliminating the need for additional line driver ICs.
- Power Management: Operates with supply voltages ranging from 3.0V to 5.5V. External capacitors are required for the supply voltage VDD, and for the digital power supply, VDDD.
- Programming interface: Accessible via one-wire UART interface or I2C interface.
- Configuration, NVM: Stores non-volatile storage for factory and user-programmable settings. User configuration parameters can be programmed multiple times.
- On-chip failure diagnostics: Performs internal diagnosis of critical blocks.
- ADR: Selects the address input for the I2C interface, see Table 19.
- Auxiliary I/O including DIN (Digital input), AIN (12-bit analog input for external analog signals), DOUT (Diagnostic Output) accessible over I2C interface.

### 3.3 LC Oscillator

The transmitter circuit of the RAA2P4200 generates the required RF magnetic field for operating the sensor as determined by an external parallel LC circuit, see Figure 5. To ensure low emission of harmonics, the capacitive part of the LC circuit is split into two equal-value capacitors:  $C_{Tx1}$  and  $C_{Tx2}$ . Additionally, two series resistors  $R_{Tx1}$  and  $R_{Tx2}$  are added as shown Figure 5.




Figure 5. TX LC Oscillator Connection

### 3.3.1 Parallel LC Resonator Calculations

A resonator, comprising an inductor (L) and a capacitor (C) in parallel, is essential for generating specific frequencies in RF applications. Accurate calculations of the equivalent parallel resistance (R-Peq) ensure proper resonator function. In the RAA2P4200 transmitter circuit, this resonator minimizes harmonic emissions.




Figure 6. Parallel Resonator Circuit

Equivalent parallel resistance from Coil series resistance:

$$R_{Peq} = \frac{1}{R_S} \times \frac{L}{C}$$

**Equation 1** 

For 
$$C_{Tx1} = C_{Tx2} = C_{Tx} = 2C$$
:

$$R_{Peq} = \frac{1}{R_S} \times \frac{2 \times L}{C_{Tx}}$$

**Equation 2** 

Equivalent parallel resistance from Quality factor Q:

$$R_{Peq} = Q \times \sqrt{\frac{L}{C}} = Q \times \sqrt{\frac{2L}{C_{Tx}}}$$

**Equation 3** 

Ideal LC Oscillator frequency with split Tx capacitors 
$$C_{\text{Tx}}$$

$$f_{TX} = \frac{1}{2\pi \sqrt{L\frac{C_{TX}}{2}}}$$

**Equation 4** 

Oscillator frequency with split Tx capacitor  $C_{Tx}$  and coil series resistor  $R_s$ 

$$f_{TX} = \frac{1}{2\pi} \sqrt{\frac{2}{LC_{Tx}} - \left(\frac{R_S}{L}\right)^2}$$

**Equation 5** 

Oscillator frequency with split Tx capacitor  $C_{\text{Tx}}$  and equivalent parallel resistor  $R_{\text{Peq}}$ 

$$f_{TX} = \frac{1}{2\pi} \sqrt{\frac{2}{LC_{TX}} - \left(\frac{2}{R_{Peq}C_{TX}}\right)^2}$$

**Equation 6** 

$$Q = R_{Peq} \sqrt{\frac{C}{L}} = \frac{1}{R_S} \sqrt{\frac{L}{C}}$$

**Equation 7** 

Coil quality factor

$$Q = \omega \frac{L}{R_S} = 2\pi f_{TX} \frac{L}{R_S}$$

**Equation 8** 

Where:

R<sub>Peq</sub> Equivalent parallel resistance of the LC circuit at the transmitter frequency in Ohms

Rs Serial resistance of the transmitter coil at the transmitter frequency in Ohms

f<sub>Tx</sub> Resonant circuit frequency in Hertz, 1/s
 L Resonant circuit coil impedance in Henry
 C Resonant circuit capacitance in Farad

 $C_{Tx1}$ ,  $C_{Tx2}$  Capacitance of the split capacitors in Farad

Q Resonant circuit quality factor (unitless)  $\omega \qquad \qquad \text{Angular frequency } 2^*\pi^*f_{\mathsf{Tx}} \text{ in Hertz, 1/s}$ 

## 3.4 Coil Design

Figure 7 shows an example of a linear motion sensor with one transmitter coil (transmitter loop) and two receiver coils (Sin loop and Cos loop). Due to the alternating clockwise and counterclockwise winding direction of each segment in a loop (for example RxCos = clockwise Cos Loop1 + counterclockwise Cos Loop2), the induced voltages in each segment have alternating opposite polarity.

Equation 9

 $V_{\text{Cos Loop1}} = -V_{\text{Cos Loop2}}$ 

In the absence of a target, the secondary voltages balance out as follows:

$$V_{Cos} = V_{Cos Loop1} - V_{Cos Loop2} = 0V$$

**Equation 10** 

With a target placed above the coils, the secondary voltage induced in the covered area decreases compared to the secondary voltage when no target is present above it.

 $V_{Cos\ Loop1} \neq -V_{Cos\ Loop2}$ 

**Equation 11** 

This creates an imbalance of the secondary voltage segments, and thus, a secondary voltage ≠ 0V is generated, depending on the location of the target.

 $V_{\text{Cos}} = V_{\text{Cos Loop1}} - V_{\text{Cos Loop2}} \neq 0V$ 

**Equation 12** 




Figure 7. Coil Design for a Linear Motion Sensor

The same principles shown for the linear motion sensor can be applied to a rotary sensor as shown in Figure 8.




Figure 8. Coil Design for a 360° Rotary Sensor

### 3.4.1 Multi-periodic Coil Design Application Examples

Applying the same fundamental design principles, coils with multiple periods per turn can be designed. Multiperiodic designs improve mechanical accuracy compared to single-periodic coil designs. For example, a 4-periodic coil design (4 × 90°) improves mechanical accuracy by a factor of 4. Consequently, for angular designs, requiring < 360° movement range, coil designs with multiple periods are recommended.

### 3.4.2 Electrical vs. Mechanical Degrees

The RAA2P4200 converts the movement of a target across a single period of the receiver coil into a precise electrical signal. This conversion spans the full angular range from 0°to 360°, producing a digital output ranging from 0 to (2<sup>N</sup>-1) LSBs. The position output is thus absolute over a full turn of 360 mechanical degrees. As illustrated in Figure 9, the single-periodic coil design establishes a direct 1:1 relationship between electrical and mechanical domains as the following:

Coil Period: 360° electrical

Mechanical Range: 360° mechanical

Conversion Factor: 1:1 (1°el. = 1° mechanical)




Figure 9. Coil Design Using Single-Periodic Coil

As illustrated in Figure 10, a coil design with four receiver coil periods within a single full mechanical turn, results in four electrical rotations for every complete mechanical turn and provides the following advantages in accuracy and resolution.

 Higher Resolution: Position output resolution increases proportionally with period count by Mechanical Resolution = Sensor\_Periods \* Electrical Resolution

In this configuration one electrical degree (°el) equals 0.25 mechanical degrees (°). The provided output resolution is four times higher compared to the single-periodic design

Improved accuracy: Mechanical error is reduced by the period factor

$$\textit{Mechanical Error} = \frac{\textit{Electrical Error}}{\textit{Sensor Periods}}$$

This configuration is particularly well-suited for:

- Multi-pole motors requiring precise commutation
- Limited-range applications (<180° mechanical travel)</li>
- Systems demanding high-resolution incremental feedback

Select the number of periods based on application requirements to optimize measurement performance. Proper period selection is critical for achieving maximum system accuracy.




Figure 10. Coil Design Using 4-Periodic Coil

### 4. Linearization

The RAA2P4200 offers a very flexible linearization feature to enhance sensor accuracy. The linearization algorithm is applied digitally after an angle calculation. The linearization is performed with 12-bits resolution over a 360° electrical range (el.). Up to 16 programmable linearization points can be positioned within a grid of 0.088° in both X (position) and Y (expected output) directions.

Figure 11 illustrates an example of the impact of linearization, showing that the total error is significantly reduced.




Figure 11. Example of 16-Point Linearization

**Table 12. Linearization Parameters** 

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
$N_{P\_Lin}$	Number of linearization points				16	
Grid <sub>LIN</sub>	Placement grid of linearization points	In X and Y		0.088		°el
Res <sub>Lin</sub>	Resolution of linearization transfer function	X and Y coordinates	12		bits	

Note: The slope of each segment ( $\Delta Y / \Delta X$ ) is automatically calculated from the X and Y parameters of adjacent linearization points. If two adjacent points are positioned with a slope outside the specified range (see Table 12), the slope is reset to 0 to prevent an overflow of the calculated slope value.




Figure 12. Linearization Transfer Function Parameters

**Table 13. Linearization Parameter Settings** 

Parameter	Description	Programming Options	Resolution
P <sub>Lin</sub>	Number of linearization options	0,2,4,6,8,16	
D <sub>P</sub>	Discontinuity point, Zero position transition from 0°/360°		
X <sub>Start</sub>	Mechanical start position, first linearization point		
Y <sub>Start</sub>	Expected output at XStart, first linearization point		
Xi	Mechanical position of linearization point (i = 1 to 16, including start and stop)	0° to <360° el.	0.088°el. per LSB
Yi	Expected output at linearization point (i = 1 to 16 including start and stop)		
X <sub>Stop</sub>	Mechanical end position, last linearization point		
Y <sub>Stop</sub>	Expected output at XStop, last linearization point		
CL <sub>Hi</sub>	Output Clamping level, high	0% to 100% VDD	12 bits
CL <sub>Lo</sub>	Output Clamping level, low	0% (0 100% VDD	(VDD / 4096) per LSB
Y0	Position at DP, start value at X = 0°	0° / 360° el.	
Y360	Position at DP, stop value at X = 360°	0° / 360° el.	

### 5. Interfaces

The RAA2P4200 offers an I2C that can reach 400 KHz, an Analog Output and a PWM interface. A summary of the maximum speed for each high-speed interface is shown in Table 14.

**Table 14. Interfaces Overview** 

Interfaces	Number of I/f Wires	Resolution	Features	Other Options
I2C	2	14 bit	Interface speed: 400KHz Fastest position update rate 5.4KHz	Digital Output (pin 13)
Analog Output	1	12 bit	Analog out Position update rate: 20KHz	Digital Output (pin 12)
PWM	1/2	12 / 14 bit	PWM output (push-pull or open drain) PWM frequency: 109 Hz to 4376 Hz	Digital Output (pin 12)

### 5.1 I2C Interface




Figure 13. I2C Interface Input/Output Pins

The RAA2P4200 can be programmed for an I2C interface according to the UM10204 I2C-bus specification, utilizing pins 10 (SCL) and 12 (SDA) to address up to 14 slaves over the same 2-wire interface. The interface does not support clock stretching, 10-bit slave address, general call address, software reset, or device ID.

### 5.1.1 I2C Addressing

The I2C address is programmable in the NVM, and two hardware address select pins, pin 2 (ADR0) and pin 3 (ADR1), provide interface address selection by hardware pin strapping.

Figure 14 shows an example where one device is pin strapped to I2C address 0x72, while the second device is pin strapped to address 0x70. Once each device is separately selected, it can be addressed using its unique NVM I2C address.

I2C Programming Parameter	Number of Options	Programming Option
I2C slave address	14	See Table 16
I2C address select by pin strapping	1	Enable/Disable (2 LSBs)
I2C CRC check for Rx data	1	Enable/Disable
I2C CRC check for command data	1	Enable/Disable
I2C protocol error detection	1	Enable/Disable

**Table 15. I2C Interface User Programming Options** 

Table 16 details the various options for selecting the I2C Address, utilizing combinations of pin addressing and NVM address register setting.

Table 16. I2C Address Selection Options in NVM

Address Selection Mode	A6	A5	A4	А3	A2	<b>A</b> 1	A0
Default setting	1	1	1	0	0	Pin 3 = ADR1	Pin 2 = ADR0
User programmable range, with I2C address selection by pins 2 and 3	0x02 to 0x1D					Pin 3 = ADR1	Pin 2 = ADR0
User programmable range, with fixed I2C address	0x08 to 0x77						




Figure 14. I2C Interface with Address Select

### 5.1.2 I2C Register Write

To access a register, the slave address must be sent by the master, followed by two bytes of register address (*MemAddr*), one byte of CRC data, and then by the write data *WrData*. If the CRC check is disabled, keep the CRC frame at zero. The write data consists of two bytes of data followed by one byte of CRC data as shown in Figure 15.




Figure 15. I2C Register Write Access

### 5.1.3 I2C Register Read

To read a register over the I2C interface, the master sends a write register command frame followed by a repeated start (*PSr*) and slave address with a read bit set. Upon acknowledgement, the device responds with two bytes of data followed by one byte CRC as shown in Figure 16.




Figure 16. I2C Register Read Access

#### 5.1.4 I2C CRC Check

For optimal communication with the RAA2P4200, it is recommended to enable the CRC check for I2C communication. Enabling it ensures that the device only responds to command frames that include correct CRC data. For more details, please refer to the *RAA2P4200 Programming Manual* document.

### 5.2 Analog Interface

An analog interface is included to accommodate legacy applications that utilize potentiometers or position sensors with linear ramp output, such as magnetic position sensors.




Figure 17. Analog Interface Input/Output Pins

The analog output is generated by converting the digitally processed angle data into an analog voltage through a 12-bit DAC and an analog output buffer. This buffer is protected against overvoltage, reverse polarity, overcurrent, and short circuits to GND and positive supply voltage.

The full electrical 360° range is operational, with programmable clamping levels from 5%VDD to 95%VDD, see Figure 18 and Table 17). The analog position is indicated as a linear ramp between these clamping levels, and the output voltage is ratiometric to the supply voltage VDD, ensuring stability against supply voltage changes.

Adjusting the clamping level limits allows for full range mapping (0° to 360°) over a 5 to 95 VDD% voltage range. Diagnostic mode is indicated by a high-ohmic tri-state mode, detectable as an out-of-range voltage level with external pull-up or pull-down resistors. Broken ground or broken supply condition can also be detected this way.

A separate digital output pin (pin 12) indicates additional information, such as an out-of-range position or out-of-range magnitude or magnitude value (PWM).

Analog Interface Programming Parameter	Number of Options	Programming Option
Output high clamp level	4096	0% to 100% VDD in 12-bit steps
Output low clamp level	4096	0% to 100% VDD in 12-bit steps

**Table 17. Analog Interface User Programming Options** 




Figure 18. Analog Output Transfer Function

### 5.3 PWM Interface

The PWM interface can be configured for single wire PWM interface with push-pull or open drain output, as well as a dual wire differential PWM interface with push-pull outputs. In differential mode, an inverted signal is provided on pin 10 as shown in Figure 19.




Figure 19. PWM Interfaces (Standard and Differential Mode) Input/Output Pins

**Table 18. PWM Interface User Programming Options** 

PWM Programming Parameter	Number of Options	Programming Option
PWM frequency	8	109Hz, 219Hz, 547Hz, 1094Hz, 1641 Hz, 2188Hz, 3282Hz, or 4376Hz
PWM output mode	2	Push-pull or Open-drain
PWM polarity	2	Position information is Active Low or Active High
PWM resolution	2	12-bit (all PWM frequencies) or 14-bit (PWM frequencies: 109Hz to 1094Hz)
Diagnostic mode indicated by PWM signal	3	Disabled, Diagnostic mode enabled with low duty cycle, Diagnostic mode enabled with high duty cycle

The 12-bit non-inverted PWM signal frame consists of a 256 LSB high level header, followed by the 12-bit Position Data, which ranges from 0 to 4095 LSBs high-level and the corresponding number of low-level LSBs to complete a total length of 4095 LSBs. The frame is terminated with a 256 LSBs low-level trailer as shown in Figure 20. The PWM signal can also be inverted, resulting the signal frames shown in Figure 20 and Figure 21.




Figure 20. 12-bit PWM Signal in Normal Operation Mode

The minimum 12-bit duty cycle can be calculated with Position data = 0 LSB high, 4095 LSBs low:

$$DC_{min} = \frac{t_{ON}}{t_{ON} + t_{OFF}} = \frac{256}{256 + (4095 + 256)} = 5.557\%$$
 Equation 13

The maximum 12-bit duty cycle can be calculated with Position data = 4096 LSBs high, 0 LSBs low:

$$DC_{max} = \frac{t_{ON}}{t_{ON} + t_{OFF}} = \frac{256 + 4095}{(256 + 4095) + 256} = 94.443\%$$
 Equation 14

The 14-bit PWM signal frame shown in Figure 21 is structured similarly to the 12-bit PWM signal frame shown in Figure 20, with the key difference being an increased resolution by a factor of 4.




Figure 21. 14-bit PWM Signal in Normal Operation Mode

The minimum 14-bit duty cycle can be calculated with Position data = 0 LSB High, 16383 LSBs low:

$$DC_{min} = \frac{t_{ON}}{t_{ON} + t_{OFF}} = \frac{1024}{1024 + (16383 + 1024)} = 5.556\%$$
 Equation 15

The maximum 14-bit duty cycle can be calculated with Position data = 16384 LSBs High, 0 LSBs low:

$$DC_{max} = \frac{t_{ON}}{t_{ON} + t_{OFF}} = \frac{1024 + 16383}{(1024 + 16383) + 1024} = 94.44\%$$

### 5.3.1 PWM Diagnostics Mode

In PWM diagnostics mode, the duty cycle is forced to a range not utilized in normal operation. This mode can be configured as the following:

- Diagnostic low mode, see Figure 22 and Figure 24;
- Diagnostic high mode, see Figure 23 and Figure 25;




Figure 22. 12-bit PWM Signal in Diagnostics Low Mode




Figure 23. 12-bit PWM Signal in Diagnostics High Mode




Figure 24. 14-bit PWM Signal in Diagnostics Low Mode




Figure 25. 14-bit PWM Signal in Diagnostics High Mode

### 5.4 UART Single Wire Programming Interface

Any user programmable parameter can be accessed through the single wire programming process, using a half-duplex UART protocol.

Performing an end-of-line calibration or in-line programming of a position sensor module containing the RAA2P4200, requires no additional wires. The chip is programmed through the OUT1 output at the operative supply voltage range ( $5V \pm 10\%$ ,  $3.3V \pm 10\%$ ).

A short programming window is enabled after POR and requires a digital unlock password to enable programming. If no password is sent, the chip resumes its normal operating mode.

For more details, please refer to the RAA2P4200 Programming Manual document.




Figure 26. UART Single Wire NVM Programming

#### 5.4.1 Lock Feature

The RAA2P4200 includes a user configurable lock bit option, which can be set to restrict write and/or read access. Once the lock bits are enabled, further write or read operations to the RAA2P4200 are prohibited. Note that once a RAA2P4200 part is locked, it cannot be unlocked.

For more details, please refer to the RAA2P4200 Programming Manual document.

### 6. Auxiliary Inputs and Outputs

Two auxiliary inputs are available for connecting external devices with analog or digital PWM interface, that can be read through the I2C interface. Further, a digital output pin is available indicating user programmable features. A summary is shown in Table 19.

			Digital Output				
Interface	Analog Input	Digital Input	Range Alarm (OD)	New Position Flag (OD)	Register Flag (OD)	Magnitude Alarm (OD)	Magnitude PWM (PP/OD)
I2C	Yes (pin 4)	Yes (pin 1)	n/a	Yes (pin 13)	Yes (pin 13)	n/a	n/a
Analog	n/a	n/a	Yes (pin 12)	n/a	n/a	Yes (pin 12)	Yes (pin 12)
PWM	n/a	n/a	Yes (pin 12)	n/a	n/a	Yes (pin 12)	n/a
Differential PWM	n/a	n/a	n/a	n/a	n/a	n/a	n/a

**Table 19. Auxiliary Inputs and Digital Output Options** 

### 6.1.1 Digital Input

The digital input (DIN) available on pin 1 can read both a static (high/low) signals and PWM input signals. A PWM input signal is processed through two 16-bit timer registers: one register captures the duration of the low state of the input signal, the other the high state. The timer is programmable by setting the appropriate prescaler.

Parameter Conditions Minimum Maximum Units Symbol **Typical** Resolution of PWM input  $RES_{PWMHI}$ Duration of PWM input = high 16 bits high register Resolution of PWM input low  $\mathsf{RES}_{\mathsf{PWMLO}}$ Duration of PWM input = low 16 bits register Setting 1x, per LSB 15.3 16.5 17.4 Setting 2x, per LSB 30.6 33 34.8 Clock timing for PWM input ns t<sub>PWM\_IN\_PRSC</sub> timer pre-scaler Setting 4x, per LSB 61.2 66 69.6 Setting 8x, per LSB 122.4 132 139.2

Table 20. Digital Input

The PWM code can be calculated externally by:

$$PWM_{code} = rac{timer_{LOW} + timer_{HIGH}}{timer_{LOW}}$$
 for an active low PWM signal Equation 17  $PWM_{code} = rac{timer_{LOW} + timer_{HIGH}}{timer_{HIGH}}$  for an active high PWM signal Equation 18

The absolute accuracy of the timer pre-scaler is not critical, because the PWM is calculated ratiometrically, as outlined in Equation 18 and Equation 17. Depending on the setting of the pre-scaler (1, 2, 4, 8), the high/low level of the PWM input signal can reach a length up to  $2^{16} = 65536$  counts of the pre-scaler time.

### 6.1.2 Analog Input

The analog input available on pin 4 (AIN) can be used to read analog voltages coming from external sensors via I2C interface. See Table 21 for the key parameters of this input. The analog value must be in relation to VDDD.

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
$V_{IN\_AIN}$	AIN voltage range		0.1		1.2	V
RES <sub>AIN</sub>	ADC resolution			12		bits
T <sub>Smp_AIN</sub>	Sampling rate		4.4			kHz
ACC <sub>AIN</sub>	Analog Input Accuracy		-1.2		1.2	% VDDD

**Table 21. AIN Analog Input Parameters** 

Both the analog input voltage and the VDDD reference voltage are internally measured and stored in registers. The external load on VDDD cannot exceed 4 mA as specified in Table 4.

### 6.1.3 Digital Output

An optional digital output is available and can be configured for various functions, depending on the selected interface, as shown in Table 19.

#### 6.1.3.1 New Position Flag

In this mode, available for I2C configuration, the output indicates when a new position is internally calculated and available. When a new position is available, the new position flag on DOUT is set and is reset by a read command performed over an I2C read command.

#### 6.1.3.2 Register Flag

In this mode, available for I2C configuration, the DOUT output can be used to drive external circuits on pin. It is controlled by writing either of the following options to the address 0x029E [0]:

- Register bit 0: FLG output is low
- Register bit 1: FLG output is high

This function can be integrated with a heartbeat feature to provide diagnostic status information alongside the flag value. This status is indicated by a 1.5KHz pulse, see Figure 27 with a duty cycle of 97% when the flag is high and 3% when the flag is low.




Figure 27. Flag Output Configurations

### 6.1.3.3 Magnitude Information over PWM

If the analog interface is selected, the magnitude information of the receiver coils is available in PWM format on the digital output with the same 12-14 bit resolution as described in section 5.3.

## 7. On-Chip Diagnostics

The RAA2P4200 includes on-chip diagnostics featuring an extensive number of internal Diagnostic Monitors (DM).

For detailed description, see the RAA2P4200 Programming Manual document.

**Table 22. Diagnostic Parameters** 

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
T <sub>FDTI</sub>	Failure detection time interval	fdti_cfg=1			2.3	ms
	(time to detect and internally set a flag describing the error condition)	fdti_cfg=0			20	ms

**Table 23. Diagnostic Monitors** 

Provide Maritan				
Category	Diagnostic Monitors	Description		
Monitoring of external supply	VDD Monitor	External VDD supply out of range		
	VDDA Monitor	Internal VDDA (Analog supply) out of range / undervoltage /overvoltage		
	VDDD Monitor	<ul> <li>Internal VDDD (Digital supply) out of range</li> <li>Short on VDDD</li> <li>Overcurrent at VDDD pin</li> </ul>		
Monitoring of	Internal Supply Monitor	Internal supply out of range		
Monitoring of internal supplies	Internal pre-regulators Monitor	<ul> <li>Internal pre-regulator for power management (bandgap, analog parts) out of range</li> <li>Internal pre-regulator for output stages out of range</li> </ul>		
	Driver Regulator Monitor	OUT2 regulator driver out of range		
	Oscillator Regulator Monitor	LC oscillator regulator out of range		
	Bias Current Monitor	Bias current diagnostic out of range		
	RX coil Sine Monitor	Short of the RX vs GND or VDD		
		Broken wire detected on RX SIN		
Monitoring of	RX coil Cosine Monitor	Short of the RX vs GND or VDD		
RX coils		Broken wire detected on RX COS		
	RX coil Sine/Cosine neighbor inputs short	Short check between Sine/Cosine coil set detected		
	TX Voltage Monitor	Common mode voltage of TX1/TX2 out of range		
Monitoring of		Flag for broken pins of LC oscillator		
TX coils	LC Oscillator Monitor	LC oscillator stuck detected		
		LC oscillator frequency out of range		
Monitoring of system clock	System clock Monitor	Fault in internal system clock: frequency out of range     Fault in internal system clock: stuck detected		
System clock		Fault in internal system clock: stuck detected		
Monitoring of the internal communication channel	Internal digital logic failure Monitor	Internal digital logic failure detected such as APB Diagnostic failure, IC internal registers failure, FSM failure, CORDIC failure, other digital failures.		
Monitoring the internal memory	Non-Volatile Memory Monitor	CRC mismatch over the NVM or internal shadow register     NVM read timeout fail		
Data path diagnostics	Data path WD/OF/UF/DO Monitor	Internal errors, such as overflow, underflow, division by 0, or watchdogs		
Position Range Monitoring	Position Range Monitor	Position outside of the defined range failure		
Temperature monitoring	Temperature Monitor	<ul> <li>Temperature warning detected</li> <li>Temperature error (shutdown) detected</li> </ul>		

Category	Diagnostic Monitors	Description	
Magnitude evaluation	Magnitude static Monitor	Magnitude static check error detected on RX coils	
Monitoring of analog signal path offset	ADC temperature sensor offset fail Monitor	Compensation of the internal offset not sufficient	
Monitoring of the mechanical stress /cracks	Broken chip check Monitor	IC die mechanical failures detected	
LPF check for signal path	LPF Monitoring	Failure in internal LPF	
AGC monitoring	AGC error Monitoring	<ul> <li>Automatic gain control loop not converging</li> <li>Pre-defined acceptable gains for the AGC not sufficient for RX</li> </ul>	
Monitoring of the output interfaces	Output Interfaces monitors	<ul><li>Failure of the I2C interface</li><li>Failure of the PWM interface</li></ul>	
Analog input	Analog Input Monitoring	Failure on analog input range	
OUT2 and IO1 pins monitoring	OUT2/IO1 pins Monitoring	<ul><li>Overvoltage/undervoltage</li><li>Short on OUT2/IO1 detection</li></ul>	

A fault from a broken or short wire refers to the connection between sensor IC and control unit (MCU, ECU), including the soldering of the IC pins, PCB traces, connectors and cables. In this case, the diagnostic state depends on whether pull-up/pull-down resistors are installed at the receiver side.

### 7.1 Broken Wires

In analog output mode during normal operation, the analog output can be programmed to operate between VOUT ≥5% VDD and VOUT ≤95% VDD. In case of a diagnostic error, the output is turned off and enters a high-ohmic state. External pull-up/pull-down resistors are pulling the output voltage VOUT outside of its functional operating range thus indicating the error condition.

Most broken supply, broken GND, or analog output signal connection errors can be detected by monitoring the DC voltage levels at the analog output pin AOUT, see the uncritical error cases on Figure 28. If a diagnostic error or broken signal wire occurs, the DC voltage level at the affected pin is pulled into the diagnostic range (diagnostic high: VOUT >95% VDD or diagnostic low: VOUT <5% VDD) through the external pull-up/pull-down resistors.

For the following cases, a parasitic current inside the RAA2P4200 may cause unwanted, too high voltage drops across the pull-up/pull-down resistors. Depending on the value of the external resistor, this may not properly indicate the error condition:

- a broken VDD supply wire with external pull-up resistors at the receiving end, see Figure 28.
- a broken GND wire with external pull-down resistors at the receiving end, see Figure 28.

For these special cases, the maximum resistance value for these resistors must be observed, see Table 24 and Table 25.

Diagnostic Level	>96% VDD	Unit
Error indication during normal operation	≤9.1	kΩ
Broken GND line	Not critical, see the uncritical error cases.	kΩ
Broken VDD line, 5V mode	≤2	kΩ
Broken VDD line. 3.3V mode	≤2	kΩ

Table 24. Diagnostic Levels with Pull-Up Resistors

Table 25. Diagnostic Levels with Pull-Down Resistors

Diagnostic level	<4% VDD	Unit
Error indication during normal operation	≤9.1	kΩ
Broken VDD line	Not critical, see the uncritical error cases.	kΩ
Broken GND line, 5V mode	≤2	kΩ
Broken GND line, 3.3V mode	≤2	kΩ




Figure 28. Parasitic Currents on Analog Outputs with Broken VDD or Broken GND Lines

## 8. User Programming Options

Table 26 shows an extract of the main configuration options. A detailed description is provided in the RAA2P4200 programming manual, available on request from Renesas.

**Table 26. Global Programming Options** 

Programming Option	Number of options	Description
Power supply mode	2	3.3V ±10% or 5.0V ±10%
Interface options	4	I2C, Analog, PWM, PWM differential
Initial receiver gain coil	28	Initial receiver gain
Automatic gain control AGC	2	Enabled/disabled
Hysteresis	8	0 to 112 LSBs
AGC upper and lower alarm limits	2 x 5-bit	Enabled/disabled
AGO upper and lower alaint littlis		5-bit programmable higher/lower gain alert
Position upper and lower limit alarm	12-bit	0° to <360° position range limits that trigger an alarm if exceeded

Programming Option	Number of options	Description
Number of linearization points	16 points	2/4/6/8/16 linearization points, programmable in x and y
Linearization points resolution	12-bit	Up to 16 linearization points are freely programmable in X (position) and Y (value) with 12-bit resolution
Magnitude alarm reference limits	2 x 14-bit	Upper and Lower limits programmability
Zero (discontinuity) point	12-bit	0° to <360° in 12-bit steps, position output switches from maximum to minimum value (with increasing position movement) or from minimum to maximum value (with decreasing position movement) at this position
Sine and cosine signal offset correction	2 x 8-bit	±127 LSBs for sine and cosine
Sine and cosine amplitude mismatch correction	2 x 15-bit	0% to 199% adjustment range per channel
Digital low pass filter	8	Depth of digital low pass filter for position output
Turns counter option	2	Behavior of 12bit turns counter when overflowing: stop at max/min, wrap around
Customer ID	48-bit	Scratchpad register for customer specific data

### 9. Related Documents

• RAA2P4200 Programming Manual

## 10. 16-TSSOP Package Outline Drawings

The package outline drawings are accessible from the link below. The package information is the most current data available.

16-TSSOP Package Outline Drawing 4.4mm Body, 0.65mm Pitch PGG16T1

## 11. Marking Diagram

RAA2P 4200C4 LOT YYWW R Line 1: First characters of part code RAA2P
Line 2: Next five characters of the part code:

4200C: Single Coil Low Speed

followed by:

4 = Operation temperature range, Industrial

Line 3: "LOT" = Lot number

Line 4: "YYWW" = Manufacturing date: YY = last two digits of manufacturing year

WW = manufacturing week

R = RoHS compliant statement

# 12. Ordering Information

Orderable Part Number	Description and Package	MSL Rating	Carrier Type	Temperature
RAA2P4200C4GSP#HA0	16-TSSOP, 4.4 ×5.0 mm	1	13" Reel, 4000 parts / reel	-40° to +125°C

For communication and programming, Renesas offers a RAA2P4200 Application Modules with a RAA2P-COMBOARD. A development programmer is available separately.

# 13. Glossary

Term	Description
AC	Alternating Current
ADC	Analog to Digital Converter
AGC	Automatic Gain Control
APB	Advanced Peripheral Bus
CDM	Charged-Device Model
CORDIC	Coordinate Rotation Digital Computer
CRC	Cyclic Redundancy Check
DC	Direct Current
DP	Discontinuity Point
ECU	Electronic Control Unit
EMC	Electromagnetic compatibility
ESD	Electrostatic Discharge
FSM	Finite-State Machine
GND	Ground
FSM	Finite State Machine
HK	House Keeping
I/O	Input / Output
I2C	Inter-Integrated Circuit Interface
IC	Integrated Circuit
ID	Identification
LC	Resonant Inductor-Capacitor Circuit
LF	Low Frequency
LPF	Low Pass Filter
LSB	Least Significant Bit
MCU	Micro Controller Unit
MSB	Most Significant Bit
MUX	Multiplexer
NVM	Non Volatile Memory
OD	Open Drain
PCB	Printed Circuit Board
PP	Push-Pull
RF	Radio Frequency
RX	Receiver
SCL	I2C Clock
SDA	I2C Data
TSSP	Thin Shrink Small Outline Package
TX	Transmitter
UART	Universal Asynchronous Receiver Transmitter

# 14. Revision History

Revision	Date	Description
1.1	Dec 8, 2025	Reworked Table 11, Table 7
1.0	Aug 7, 2025	Initial release

#### **Notice**

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Disclaimer Rev.5.0-1)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <a href="https://www.renesas.com/contact/">www.renesas.com/contact/</a>