# RENESAS

## RAJ240310

3 to 10 Series Li-ion Battery Manager

## **1. INTRODUCTION**

### 1.1 Features

#### Common

3-series to 10-series Cell Fuel Gauge IC (FGIC) RL78 Ultra Low Power MCU (S3 core)

#### Memory

Code flash memory: 64KB Data flash memory (up to 100,000 erase/write cycles): 4KB SRAM / 4KB

#### Clock generator

High speed on-chip oscillator: up to 32 MHz Low speed on-chip oscillator: 15 KHz AFE on-chip oscillator: 4.19 MHz AFE low speed on-chip oscillator: 131.072 KHz

#### General Purpose I/O Ports

Total: 15 pins

CMOS input/output: 6

CMOS input: 2

N-ch open drain input/output [6.5V tolerance]: 2 N-ch open drain input/output [VREG2 tolerance]: 2 High voltage input/output [VCC tolerance]: 3

#### Serial Interface

CSI (SPI): 1 channel I2C: 1 channel UART: 2 channels Simplified I2C: 1 channel

#### Timer

MCU 16-bit timer: 5 channels MCU 12-bit interval timer: 1 channel AFE timer: 2 channels

- AFE timer A: setting range: 125 msec to 64 sec
- AFE timer B: setting range: 30.52 usec to 2 sec

#### Embedded A/D converter

AFE 15-bit resolution delta-sigma A/D converter

#### Current measurement circuit

AFE 18-bit resolution delta-sigma A/D converter

Battery cell voltage and temperature (AN port voltage)

### 1.2 Applications

#### detection circuit

Monitoring over/under voltage and temperature by sigmadelta A/D converter (AFE) without controlling from MCU

- Impedance measurement circuit Simultaneous measurement of battery voltage and current
- Over current detection circuit
   Short circuit: 1 filter
   Discharge over current: 4 filters
   Charge over current: 1 filter
   Charge wakeup: 1 filter
   Discharge wakeup: 1 filter
- Series regulator
   3.3 V output (> 20mA)
- Charge and Discharge MOSFETs control
   Low side N-ch Dual MOSFETs drive circuit embedded
   Support individual FET control
- Ultra Low Power consumption mode
   Power down mode: 1uA
   Power down mode with PON timer: 2uA
   Sleep mode 1: 25uA (DFET and CFET off)
   Sleep mode 2: 40uA (DFET and CFET on)
   In Sleep mode 2, enable all H/W protection function

### Additional features

Internal Cell Balancing Circuit (>10mA) Internal Watchdog Timer (MCU) MCU Runaway Detection Circuit (AFE) 4 Thermistor Sensor Ports with On-chip Pull-up Resistors Integrated Hardware Diagnostics function Load detection circuit

Random cell connection tolerant

- Voltage and temperature condition Power supply voltage: VCC = 8.0 to 50V Operating Ambient Temperature: Ta = -40°C to 85°C
- Package information
   40pin QFN Package ([Body] 5 mm x 5 mm, 0.4 mm pitch)
- Vacuum cleaner, Handheld equipment, Power Tool, E-bike, UPS, Power bank

### 1.3 Description

RAJ240310 is Renesas Li-ion battery fuel gauge IC (FGIC) which consists of a MCU device and an AFE device in a single package. Pack with a variety of battery management features and Renesas RL78 CPU core which has multiple low power modes and capable of achieving high performance in ultra-low power operation.

The RAJ240310 has embedded flash memory on an MCU (same as other RL78 family) and use it to store program instructions (code) as well as data on to perform battery voltage / current / temperature measurement, remaining capacity estimation, over current / voltage / temperature protection and other battery management operations.

May 31, 2021

# Datasheet

R01DS0352EJ0100 Rev.1.00 May 31, 2021

## Table of Contents

1.	INTRODUCTION	1
1.1	Features	1
1.2	Applications	1
1.3	Description	1
2.	OUTLINE	3
2.1	Outline of Functions	3
2.2	Pin Configuration	5
3.	PIN FUNCTIONS	6
3.1	Pin Identification	6
3.2	Pin Functions	8
3.3	Unused Pins Connection	. 10
3.4	MCU Pin Block Diagram	. 11
3.5	AFE Pin Block Diagram	. 19
4.	ELECTRICAL SPECIFICATIONS	. 24
4.1	Absolute Maximum Ratings	. 24
4.2	Power supply voltage condition	. 25
4.3	Supply current characteristics	. 25
4.4	Oscillator Characteristics	. 26
4.5	Pin Characteristics	. 27
4.6	AC Characteristics	. 28
4.7	MCU peripheral circuit Characteristics	. 30
4.8	AFE peripheral circuit characteristics	. 38
4.9	Flash memory programming characteristics	. 44
4.10	Dedicated Flash Memory Programmer Communication (UART)	. 44
4.1 <i>°</i>	I Timing of Entry to Flash Memory Programming Modes	. 45
5.	DETAILED DESCRIPTION	. 46
5.1	Overview	. 46
5.2	System Block diagram	. 46
6.	APPLICATION GUIDELINE	. 47
6.1	Typical Application Specification	. 47
6.2	Typical Application Circuit	. 48
6.3	Circuit Design Guideline	. 49
6.4	Layout Guidelines	. 57
7.	PACKAGE OUTLINE	. 62
REVIS	SION HISTORY	. 63



## 2. OUTLINE

## 2.1 Outline of Functions

Item		em	Description				
Code flash memory			64 KB				
Data Flash	n memory		4 KB				
RAM			4 KB				
Address si	ze		1MB				
Main syste	em clock	High speed on-chip Oscillator clock(fIH)	HS (high-speed main) mode: 1 to 32 MHz LS (low-speed main) mode: 1 to 8 MHz,				
Low speed	d on-chip oso	cillator clock	15 kHz (TYP.)				
General p	urpose regis	ter	8 bits x 32 registers (8 bits x 8 registers x 4 banks)				
Minimum i	nstruction ex	ecution time	0.03125 usec (Internal high-speed oscillation clock: fIH = 32 MHz)				
Instruction set			<ul> <li>Data transmission (8/16 bits)</li> <li>Addition and subtraction/logical operations (8/16 bits)</li> <li>Multiplication (8×8 bits,16×16 bits), Division (16÷16 bits,32÷32 bits)</li> <li>Multiplication and Accumulation (16 bits × 16 bits + 32 bits)</li> <li>Rotate, barrel shift, bit manipulation (set, reset, test, Boolean operation) etc.</li> </ul>				
I/O Port	CMOS I/O		6				
	CMOS inp	out	2				
	N-ch open-drain I/O [6.5V tolerance]		2				
	N-ch open-drain I/O [VREG2 tolerance]		2				
	High voltage I/O		3				
Timer	16-bit timer		5 channels (TAU: 4 channels, Timer RD : 1 channels)				
	Watchdog timer		1 channel				
	12-bit interval timer		1 channel				
	Timer output		Timer outputs: 3 channels PWM outputs: 3 channels				
Serial inter	face		CSI: 1 channel/UART: 2 channel/simplified I2C: 1 channel				
	I <sup>2</sup> C bus		1 channel				
Vector	Internal		16				
interrupt External source			9 (7 sources are connected to AFE in the chip)				
Reset			<ul> <li>Reset by RESET pin (reset circuit output of AFE connected to RESETOUT)</li> <li>Internal reset by watchdog timer</li> <li>Internal reset by illegal instruction execution <sup>Note</sup></li> <li>internal reset by RAM parity error</li> <li>internal reset by illegal memory access</li> </ul>				
On-chip debug function		-	Support				

**Note** The illegal instruction execution is generated when instruction code FFH is executed. Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or on-chip debug emulator.



	(2/2
Item	Description
Sigma-delta A/D converter	15-bit resolution (sigma-delta method)
	Battery Cell voltage
	Battery Cell total voltage (VIN10 or VIN9 pin)
	PONL pin input voltage
	• Thermistor sensor port with on-chip pull-up 15 K $\Omega$ resistor: 4 channels
	<ul> <li>On-chip simple temperature sensor (temperature range: -40 to 85C)</li> </ul>
	<ul> <li>Internal reference and supply voltage (AFE)</li> </ul>
Battery cell voltage and temperature (AN	Battery Cell voltage detection
port voltage) detection circuit	Over voltage (Overcharge voltage)
	Under voltage (Overdischarge voltage)
	Temperature (AN port voltage) detection
	Charge/Discharge Over temperature
	Charge/Discharge Under temperature
Current integrating circuit	1 channel:18-bit resolution
Current integrating circuit	1 channel:15-bit resolution
for impedance measurement	
Overcurrent detection circuit and	Discharge short-circuit current detection
wake up current detection circuit	Discharge overcurrent detection
	Charge overcurrent detection,
	Wake up current detection (discharge and charge)
Simple temperature sensor	1 channel
Charge/Discharge Low side	N-ch FET driver for charge control: 2 channels
FET control circuit	N-ch FET driver for discharge control: 2 channels
Power on reset	Return from power down mode by either of following factors
	1. PONL low edge
	2. Internal timer (Pon timer) overflow
Series regulator	VREG2: power supply for MCU (3.3 V)
Reset circuit	Series regulator output monitoring (VREG2)
Cell balancing circuit	Support 10 series cells (On-resistor: 200 Ω TYP)
MCU runaway detection circuit	20 bitsx1(2 / 4 / 8 / 16 / 32 / 64 [s] to be selected)
AFE On-chip oscillator	4.194 MHz (TYP)
AFE low speed On-chip oscillator	131.072KHz (TYP)
AFE timer	2 channels
	AFE timer A (setting range : 125 ms to 64 s)
	• AFE timer B (setting range : 30.52 usec to 2 s)
Load detection	Detect load presence
MCU-AFE communication interface(C2C)	AFE to MCU communication (Chip to Chip Interface)
Power supply voltage	VCC = 8.0 to 50 V
Operation ambient temperature	-40 to 85°C
Package	40 pin plastic mold QFN ([Body] 5.0mm x 5.0mm, 0.4 mm pitch, 0.95 mm thickness)



## 2.2 Pin Configuration



40 pin plastic mold QFN ([Body] 5 mm x 5 mm, 0.4 mm pitch)

Figure 1 Pin configuration

Caution 1.REGC pin connects to VSS pin through a capacitor (0.47 to 1.0 uF).Caution 2.CREG2 pin connects to GND0/1 pin through a capacitor (1.0 to 4.7 uF).

**Remark** Pin name refer to 3.1 Pin Identification.



## **3. PIN FUNCTIONS**

## 3.1 Pin Identification

#### Table 1 Pin identification

No.	Name	Туре	Description
1	VIN3	AIN	Battery voltage input
2	VIN2	AIN	Battery voltage input
3	VIN1	AIN	Battery voltage input
4	GND0	Р	Device ground input. Connect the negative input pin of Lithium-ion battery 1 to GND0, GND1, and VSS
5	ISENS0	AIN	Analog input for current integration circuit
6	ISENS1	AIN	Analog input for current integration circuit
7	DFOUTA	HVO	Discharge MOS FET control channel A
8	DFOUTB	HVO	Discharge MOS FET control channel B
9	CFOUTA	HVO	Charge MOS FET control channel A
10	CFOUTB	HVO	Charge MOS FET control channel B
11	PONL	HVIN	High voltage port for power on, L=power on
12	GND1	Р	Device ground input. Connect the negative input pin of Lithium-ion battery 1 to GND0, GND1, and VSS
13	ANO	AIN	Analog input for Thermistor (Primary)
14	AN1	AIN	Analog input for Thermistor (Secondary)
15	AN2 / LVP0	AIN	Analog input for Thermistor / GPIO (AFE)
16	AN3 / LVP1	AIN	Analog input for Thermistor / GPIO (AFE)
17	P12 / SO10 / TRDIOB1 / (INTP5) / TxD1 / ADIN0	DIO	Port1 / Serial Data Output / Timer Output / UART Transmit Data 1 / AD input
18	P10 / SCK10 / SCL10 / TRDIOD1 / ADIN1	DIO	Port1 / Serial Clock I/O / Simplified I2C clock I/O / Timer Output / AD input
19	P11 / SI10 / SDA10 / TRDIOC1 / RxD1	DIO	Port1 / Serial Data Input / Simplified I2C data I/O / Timer Output / UART Receive Data 1
20	P16 / RXD0 / INTP5	DIO	Port1 / UART Receive Data 0
21	P17 / TXD0	DIO	Port1 / UART Transmit Data 0
22	P40 / TOOL0	DIO	Port4 / Data input/output for Tool
23	RESETN	DIN	Reset input
24	P137 / INTP0	DIN	Port13 / External Interrupt Input
25	P122	DIN	Port12
26	REGC	Р	Regulator Capacitance
27	VSS	Р	Ground input for MCU. Connect the negative input pin of Lithium-ion battery 1 to GND0, GND1, and VSS
28	VDD/CREG2	Р	Power Supply for MCU / Regulator output
29	SDA/P61	DIO	I2C Bus data I/O / Port61
30	SCL/P60	DIO	I2C Bus clock I/O / Port60
31	HVP1 / LDET	HVIO	High voltage I/O port / Load detection (High voltage AD input)
32	HVP0 / ADIN2	HVIO	High voltage I/O port / AD input
33	VCC	Р	Power supply
34	VIN10 / HVP2	AIN	Battery voltage input / High voltage I/O port / High voltage AD input
35	VIN9	AIN	Battery voltage input
00	-		



### RAJ240310

### 3 PIN FUNCTIONS

37	VIN7	AIN	Battery voltage input
38	VIN6	AIN	Battery voltage input
39	VIN5	AIN	Battery voltage input
40	VIN4	AIN	Battery voltage input

HVO:	High Voltage Output	DIO:	Digital I/O
HVIN:	High Voltage Input	DIN:	Digital Input
HVIO:	High Voltage I/O	AIN:	Analog Input
P:	Power/Ground	AO:	Analog Output



## 3.2 Pin Functions

### 3.2.1 Pin type and alternate functions

Category	Pin Type	Function Name	I/O	After Reset Release	Alternate Function	Function
Internal Pin	7-1-3	P05	I/O	Input port	INTP10	Port 0. Note 1.
	7-1-3	P06			INTP11	2-bit I/O port Input/output can be specified in 1-bit unit. Use of an on-chip pull-up resistor can be specified by a software setting at input port.
External Pin	8-6-8-1 Note 3	P10	I/O	Input port	SCK10/SCL10/TRDIOD1	Port 1. 5-bit I/O port.
	7-1-4	P11	_		SI10/SDA10/TRDIOC1/RxD1	Input/output can be specified in 1-bit unit.
	7-3-3-1 Note 3	P12			SO10/TRDIOB1/(INTP5)/TxD 1	Use of an on-chip pull-up resistor can be specified by a software setting at input port.
	8-6-6-1	P16	_		INTP5/RxD0	An input of P10, P16, P17 can be set to TTL
	8-6-8-1	P17			TxD0	output buffer. Output of P10, P11, P17 can be set to N-ch open-drain output (VREG2 tolerance).
Internal Pin	8-6-8-2	P30	I/O	Input port	INTP3	Port 3. Note 1.
	7-1-3	P31			INTP4	2-bit I/O port. Input/output can be specified in 1-bit unit. Use of an on-chip pull-up resistor can be specified by a software setting at input port.
External Pin	7-1-3	P40	I/O	Input port	TOOLO	Port 4. 1-bit I/O port. Input/output can be specified in 1-bit unit. Use of an on-chip pull-up resistor can be specified by a software setting at input port. P40 also can be used for I/O of programmer and debugger.
External Pin	12-1-2	P60	I/O	Input port	SCLA0	Port 6.
	12-1-2	P61			SDAA0	2-bit I/O port. Input/output can be specified in 1-bit unit. Output of P60 to P61 can be set to N-ch open- drain output (6.5V tolerance).
Internal Pin	7-1-3	P70	I/O	Input port	SCK21	Port 7. Note 1.
	7-1-4	P71			SI21	7-bit I/O port.
	7-1-3	P72			SO21	Input/output can be specified in 1-bit unit.
	7-1-3	P73			-	Use of an on-chip pull-up resistor can be specified by a software setting at input port.
	7-1-4	P74			INTP8	
	7-1-3	P75			INTP9	
	7-1-3	P76	I/O		INTP1	
External Pin	2-2-2	P122	input	Input port	-	Port 12. 1-bit input-only port.
External Pin	2-1-2	P137	input	Input port	INTP0	Port 13. 1-bit input-only port.
External Pin	2-1-1	RESETN	input	-	-	Input-only pin for external reset.
External Pin	AN2/LVP0 Note 2	LVP0	I/O	Input port	ANO	Port A 2-bit I/O port
	AN3/LVP1 Note 2	LVP1	I/O	Input port	AN1	Input/output can be specified in 1-bit unit. Use of an on-chip pull-up resistor can be specified by a software setting at input port.

**Note 1.** These are connected to AFE in the package.

Note 2. AN2 pin and AN3 pin are analog input pin. Refer to section 3.5.6.

**Note 3.** These pins also have analog function. Refer to section 3.5.9



Power supply

Function

(1/2)

#### 3.2.2 **External Pin Functions**

Category

Pin name

VCC

I/O

Power supply input

Power supply	VCC	-	Power supply input
			Apply power supply voltage to VCC pin from a charger or battery.
	GND0, GND1	-	Device ground input. Connect the negative input terminal of lithium-ion battery 1 to the GND0 pin
	CREG2	_	Series regulator output
	VSS	_	Ground input for MCU
	100		Connect the negative input terminal of lithium-ion battery 1 to the GND0 pin
	REGC Note 1.	-	Pin for connecting regulator output stabilization capacitance for internal operation. Connect this pin to VSS via a capacitor (0.47 to 1 uF). Also, use a capacitor with good characteristics, since it is used to stabilize
			internal voltage.
RESET	RESETN	Input	This is the active-low system reset input pin for MCU.
TOOL0	TOOL0 Note 2	input	Data I/O for flash memory programmer/debugger. Connect to the VDD via an external pull-up resistor in the on-chip debug mode
Serial interface	RxD0, RxD1	input	Serial data input pins of serial interface UART0 and UART1
(UART0, UART1)	TxD0, TxD1	output	Serial data output pins of serial interface UART0 and UART1
Serial interface	SCK10	I/O	Serial clock I/O pins of serial interface CSI10
(CSI10)	SI10	input	Serial data input pins of serial interface CSI10
	SO10	output	Serial data output pins of serial interface CSI10
Serial interface	SCL10	output	Serial clock output pins of serial interface IIC10
(IIC10)	SDA10	I/O	Serial data I/O pins of serial interface IIC10
Serial interface	SCL (SCLA0)	I/O	Serial clock I/O pins of serial interface IICA0
(IICA0)	SDA (SDAA0)	I/O	Serial data I/O pins of serial interface IICA0,
A/D converter	AN0 to AN3	input	AFE A/D converter analog input
	ADIN0 to ADIN2		
Current integration circuit and overcurrent detection circuit	ISENS0, ISENS1	input	Analog input for current integration circuit and over current detection circuit
Timer	TRDIOB1 TRDIOC1 TRDIOD1	I/O	Timer RD input/output
High voltage I/O port	HVP0, HVP1,	I/O	High voltage I/O in correspondence with VCC tolerance
с с .	HVP2		HVP1 has load detection function
			HVP0 can be used as AD input
			HVP1 and HVP2 can be used as high voltage AD inputs
External interrupt input	INTP0, INTP1,	input	Interrupt request input pin.
	INTP3 to INTP5		Only INTP0 and INTP5 pins are connected to the external pin.
	INTP8 to INTP11		INTP1, INTP3, INTP4, and INTP8 to INTP11 connect interrupt request signal
<b>D</b>	2014		of AFE in the package and do not connect to any pin
Power on circuit	PONL	input	Power on input for release from power down state (Detect low edge)
Cell voltage input	VIN10	input	The positive input terminal of lithium-ion battery 10.
	VIN9	Input	The negative input terminal of lithium-ion battery 10 and the positive input terminal of lithium-ion battery 9
	VIN8	Input	The negative input terminal of lithium-ion battery 9 and the positive input terminal of lithium-ion battery 8
	VIN7	Input	The negative input terminal of lithium-ion battery 8 and the positive input terminal of lithium-ion battery 7
	VIN6	Input	The negative input terminal of lithium-ion battery 7 and the positive input terminal of lithium-ion battery 6
	VIN5	Input	The negative input terminal of lithium-ion battery 6 and the positive input
			terminal of lithium-ion battery 5
	VIN4	Input	The negative input terminal of lithium-ion battery 5 and the positive input terminal of lithium-ion battery 4
		Input Input	The negative input terminal of lithium-ion battery 5 and the positive input
	VIN4		The negative input terminal of lithium-ion battery 5 and the positive input terminal of lithium-ion battery 4 The negative input terminal of lithium-ion battery 4 and the positive input

R01DS0352EJ0100 Rev.1.00 May 31, 2021



			(2
Category	Pin name	I/O	Function
FET control output	DFOUT A	Output	ON/OFF signal output pin for discharge FET channel A
	DFOUT B	Output	ON/OFF signal output pin for discharge FET channel B
	CFOUT A	Output	ON/OFF signal output pin for charge FET channel A
	CFOUT B	Output	ON/OFF signal output pin for charge FET channel B
Communication	P73	Input	Control signal of communication between AFE and MCU
between AFE and MCU	SCK21	Output	Clock signal of communication between AFE and MCU
	SI21	Output	Data signal (From MCU to AFE) communication between AFE and MCU
	SO21	Input	Data signal (From AFE to MCU) communication between AFE and MCU

Note 1. REGC is not external power supply pin. (Do not draw current from REGC.)

**Note 2.** After reset release, the connection between P40/TOOL0 and the operating mode are as follows.

#### Table 3-2 TOOL0 Pin Operation Mode after Reset Release

P40/TOOL0	Operation Mode					
VDD	Normal operation mode					
0V	Flash memory programming mode					

### **3.3** Unused Pins Connection

#### Pin Name **Recommended Connection of Unused Pins** P10-P12, P16, P17 Input: Independently connect to CREG2 or VSS via a resistor. Output: Leave open. P40/TOOL0 Input: Independently connect to CREG2 or VSS via a resistor. Output: Leave open. P122 Input: Independently connect to CREG2 or VSS via a resistor. P137 Input: Independently connect to CREG2 or VSS via a resistor. HVP0-2 Leave open. Leave open. AN0-AN3 DFOUTA, DFOUTB Leave open CFOUTA, CFOUTB Leave open. VIN10-VIN4 Connect input pin to positive terminal of top cell. ISENS1, ISENS0 Connect to GND 0 or GND1.

#### **Table 3-3 Unused Pins connection**



## 3.4 MCU Pin Block Diagram

3.4.1 Type 2-1-1



### 3.4.2 Type 2-1-2





**Remark** Refer to section 3.2.1 for alternate functions.

### 3.4.3 Type 2-2-2



Remark Refer to section 3.2.1 for alternate functions.



### 3.4.4 Type 7-1-3





**Remark** Refer to section 3.2.1 for alternate functions.



### 3.4.5 Type 7-1-4



















### 3.4.7 Type 8-6-6-1



Figure 3-7 Pin Block Diagram of Pin type 8-6-6-1



### 3.4.8 Type 8-6-8-1



Figure 3-8 Pin Block Diagram of Pin type 8-6-8-1





### 3.4.9 Type 8-6-8-2









### 3.4.10 Type 12-1-2





Remark Refer to section 3.2.1 for alternate functions.



## 3.5 AFE Pin Block Diagram

### 3.5.1 VCC and PONL Pin

Figure 3-11 Pin Block Diagram of VCC and PONL Pin



### 3.5.2 DFOUTA, DFOUTB, CFOUTA, and CFOUTB Pin

Figure 3-12 Pin Block Diagram of DFOUTA, DFOUTB, CFOUTA, and CFOUTB Pin





### 3.5.3 VIN10/HVP2, VIN9 to VIN1 Pin



Figure 3-13 Pin Block Diagram of VIN10/HVP2, VIN9 to VIN1 Pin



### 3.5.4 HVP0/ADIN2, HVP1/LDET, and VIN10/HVP2 Pin

#### Figure 3-14 Pin Block Diagram of HVP0/LDET, HVP1/ADIN2, and VIN10/HVP2 Pin





When VIN9 pin is used for TOPCELL input, VIN10/HVP2 pin is available for one of high voltage analog input.

#### 3.5.5 CREG2 Pin

#### Figure 3-15 Pin Block Diagram of CREG2 Pin





### 3.5.6 AN0, AN1, AN2/LVP0, AN3/LVP1 Pin



#### Figure 3-16 Pin Block Diagram of AN0, AN1, AN2 and AN3 Pin

#### 3.5.7 ISENS0 and ISENS1 Pin

#### Figure 3-17 Pin Block Diagram of ISENS0 and ISENS1 Pin





### 3.5.8 RESETN Pin

#### Figure 3-18 Pin Block Diagram of RESETN Pin



### 3.5.9 P12/ADIN0 and P10/ADIN1

#### Figure 3-19 P12/ADIN0 and P10/ADIN0 Pin





## 4. ELECTRICAL SPECIFICATIONS

Caution This product has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.

### 4.1 Absolute Maximum Ratings

Parameter	Symbols		Conditions	Ratings	Unit
Supply voltage	Vcc	VCC		-0.5 to +60.0	V
	GND	VSS, GND0, GND1		-0.5 to 0.3	V
	VREG2	CREG2 Not	REG2 Note 2 -0.3 to 6.5		V
REGC pin input voltage	Viregc	REGC Note	1	-0.3 to 2.8 and -0.3 to (CREG2+0.3) <sup>Note 3</sup>	V
Input voltage	Vii	P10 to P12 P137, RES	2, P16, P17, P40 (TOOL0), P122, SETN	-0.3 to (CREG2+0.3) Note 3	V
	Vi2	P60, P61(I	N-ch open-drain)	-0.3 to +6.5	V
	VIN-H1	VIN10, VIN VIN3, VIN2	19, VIN8, VIN7, VIN6, VIN5, VIN4, 2, VIN1	-0.5 to +60.0	V
	VIN-H2	HVP2, HV	P1, HVP0	-0.5 to (VCC+0.3) Note 4	V
	VIN-B	VIN10 to VIN9, VIN9 to VIN8, VIN8 to VIN7, VIN7 to VIN6, VIN6 to VIN5, VIN5 to VIN4, VIN4 to VIN3, VIN3 to VIN2, VIN2 to VIN1, VIN1 to GND0		-0.5 to +6.5	V
	VIN-M	AN3/LVP1, AN2/LVP0, AN1, AN0		-0.5 to (CREG2+0.3) Note 3	V
	VIN-L	ISENS0, ISENS1		-0.5 to +2.0	V
	VPONL	PONL		-0.5 to +60.0	V
Output voltage	Vo1	P10 to P12, P16, P17, P40 (TOOL0), SCL (P60), SDA (P61)		-0.3 to (CREG2+0.3) Note 3	V
	Vo-н1	CFOUT A/B, DFOUT A/B		-0.5 to +60.0	V
	Vo-h2	HVP2, HVP1, HVP0		-0.5 to +60.0	V
	Vо-м	LVP1, LVP0		-0.5 to (CREG2+0.3) Note 3	V
High-level output current	Іон	Per pin	P10 to P12, P16, P17, P40/TOOL0	-40	mA
		Total of all pins	P10 to P12, P16, P17, P40/TOOL0	-70	mA
Low-level output current	IOL1	Per pin	P10 to P12, P16, P17, P40/TOOL0	+40	mA
		Total of all pins	P10 to P12, P16, P17, P40/TOOL0	+70	mA
Power consumption	Pd	Topr = 25	c	300	mW
Operating ambient Temperature	Та	-		-40 to +85	°C
Storage temperature	Tstg	-		-65 to +150	°C

#### **Table 4 Absolute Maximum Ratings**

Note 1. Connect the REGC pin to VSS via a capacitor (0.47 to 1uF). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

Note 2. Connect the CREG2 pin to GND0/1 via a capacitor (2.2uF). This value regulates the absolute maximum rating of the CREG2 pin.

Note 3. Must be 6.5V or lower.

Note 4. Must be 60.0V or lower.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Remark 2. GND (GND0, GND1 and VSS): Reference voltage.



## 4.2 Power supply voltage condition

Table 5	Power	supply	voltage	conditions
---------	-------	--------	---------	------------

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply	VCC		8.0	-	50.0	V
	GND	GND0, GND1, VSS	-	0.0	-	V

## 4.3 Supply current characteristics

(T<sub>A</sub>= -40 to +85°C, 8.0<=VCC<=50V, GND0/1=VSS=0V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX	Unit
Power down mode current 1	IPD	VCC=35V	-	-	2.0	uA
Power down mode	IPDL	VCC=8.0V	-	-	1.0	uA
Power down mode with PON timer	IPDTim	VCC=35V	-	2.0	4.0	uA
Sleep mode current 1	ISLP1	MCU operating mode: STOP mode ALOCO=ON, AOCO=OFF CD=ALL ON, AFE Timer=ON AFE WDT=ON, CFOUT=L, DFOUT=L AD(AFE)=OFF, CC=OFF	-	25	50	uA
Sleep mode curernt2	ISLP2	MCU operating mode: STOP mode ALOCO=ON, AOCO=OFF CD=ALL ON, AFE Timer=ON AFE WDT=ON, CFOUT=H, DFOUT=H AD(AFE)=OFF, CC=OFF	-	40	70	uA
Normal mode current	INOM	MCU operating mode: LS (Low-speed main) mode, fHOCO=8MHz ALOCO=ON, AOCO=ON CD=ALL ON, AFE Timer=ON AFE WDT=ON, CFOUT=H, DFOUT=H AD(AFE)=ON, CC=ON	-	2.0	3.0	mA

Caution After trimming.



### 4.4 Oscillator Characteristics

### 4.4.1 MCU On-chip oscillator Characteristics

(T<sub>A</sub>= -40 to +85°C, 8.0<=VCC<=50V, GND0/1=VSS=0V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency Note 1	fін		-	8	-	MHz
High-speed on-chip oscillator clock frequency accuracy			-1.5	-	+1.5	%
Low-speed on-chip oscillator clock frequency	fı∟		-	15	-	kHz
Low-speed on-chip oscillator clock frequency accuracy			-15	-	+15	%

Note 1. High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H) and bits 0 to 2 of the HOCODIV register.

Note 2. This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.

### 4.4.2 AFE On-chip oscillator Characteristics

(T<sub>A</sub>= -40 to +85°C, 8.0<=VCC<=50V, GND0/1=VSS=0V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
AFE on-chip oscillator clock frequency	fAOCO		-	4.194	-	MHz
AFE on-chip oscillator clock frequency accuracy			-2	-	+2	%
AFE Low-speed on-chip oscillator clock frequency	fALOCO		-	131.072	-	kHz
AFE Low-speed on-chip oscillator clock frequency accuracy			-5	-	+5	%
AFE PON on-chip oscillator clock frequency	fAPOOCO		-	32	-	kHz
AFE PON on-chip oscillator clock frequency accuracy			-50	-	+100	%

Caution After trimming.

Remark Values in parentheses are design value.



## 4.5 Pin Characteristics

(1/3)

(T <sub>A</sub> = -40 to +85°C, 8.0<=VCC<=5	50V, GND0/1	=VSS=0V)				
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output current, high Note 1	Іон	Per pin for P10 to P12, P16, P17, P40	-	-	-10.0 Note 2	mA
		Per pin for P10 to P12, P16, P17, P40 (Whenduty ≤70% <sup>Note 3</sup> )	-	-	-19.0	mA
		Total of all pins (Whenduty ≤70% <sup>Note 3</sup> )	-	-	-135.0	mA

Note 1. Value of current at which the device operation is guaranteed even if the current flows from the CREG2 pins to an output pin.

**Note 2.** Do not exceed the total current value.

**Note 3.** Specification for the condition where duty factor  $\leq$  70%.

To find the output current value for duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current from pins =  $(IOH \times 0.7)/(n \times 0.01)$ 

<Example> Where n = 80% and IOH = -10.0 mA

Total output current from pins = (-10.0 × 0.7)/ (80 × 0.01)  $\approx$  -8.7 mA

However, the allowable current flow into one pin does not change with the duty factor.

A current higher than the absolute maximum rating must not flow into any one pin.

Caution P10 to P12, P16 and P17 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(2/3)

(T<sub>A</sub>= -40 to +85°C, 8.0<=VCC<=50V, GND0/1=VSS=0V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output current, low Note 1	Iol	Per pin for P10 to P12, P16, P17, P40		-	20.0 Note 2	mA
		Per pin for P60, P61	-	-	15.0 Note 2	mA
		Per pin for P10 to P12, P16, P17, P40 (Whenduty ≤70% <sup>Note 3</sup> )	-	-	35.0	mA
		Total of all pins (Whenduty ≤70% <sup>Note 3</sup> )	-	-	150.0	mA

Note 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the VSS pins.

Note 2. Do not exceed the total current value.

**Note 3.** Specification for the conditions where the duty factor  $\leq$  70%.

To find the output current value for duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins =  $(IOL \times 0.7)/(n \times 0.01)$ 

<Example> Where n = 80% and IoL = 10.0 mA

Total output current of pins =  $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7$  mA

However, the allowable current flow into one pin does not change with the duty factor. A current higher than the absolute maximum rating must not flow into any one pin.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



Parameter	Symbol	Condition	ons	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	P10 to P12, P16, P17, P122, P137, P40/TOOL0, RESETN	Normal input buffer	0.8 CREG2	-	CREG2	V
	VIH2	SCL (P60), SDA (P61)		2.1	-	CREG2	V
	Vінз	P10, P16, P17	TTL input buffer	2.0	-	CREG2	V
Input voltage, low	VIL1	P10 to P12, P16, P17, P122, P137, P40/TOOL0, RESETN	Normal input buffer	0	-	0.2 CREG2	V
	VIL2	SCL (P60), SDA (P61)		0	-	0.8	V
	VIL3	P10, P16, P17	TTL input buffer	0	-	0.5	V
Output voltage, high	Vон	P10 to P12, P16, P17, P40	Іон = -1.5 mA	CREG2 – 0.5	-	CREG2	V
Output voltage, low	VOL1	P10 to P12, P16, P17, P40	Іон = -1.5 mA	-	-	0.4	V
	Vol2	SCL (P60), SDA (P61)	Іон = -3.0 mA	-	-	0.4	V
Input leak current, high	Іцінт	P10 to P12, P16, P17, P122, P137, P40/TOOL0, RESETN	VI = CREG2	-	-	1	uA
Input leak current, low	ILIL1	P10 to P12, P16, P17, P122, P137, P40/TOOL0, RESETN	VI = VSS	-	-	-1	uA
On-chip pull-up resistance	Rυ	P10 to P12, P16, P17, P40 P40/TOOL0,	VI = VSS, input port	10	20	100	ΚΩ
	RUA	AN0, AN1, AN2, AN3		11.2	15	18.8	KΩ
	Ruar	RESETN		-	20	-	ΚΩ

(T<sub>A</sub>= -40 to +85°C, 8.0<=VCC<=50V, GND0/1=VSS=0V)

Remark 1. Unless specified, the characteristics of alternate-function pins are the same as those of the port pins.

Remark 2. Regarding pin characteristics of CFOUT A/B, DFOUT A/B, refer to Section 4.8.6 Charge/Discharge FET control circuit.

Remark 3. Regarding pin characteristics of VIN1 to VIN10 refer to Section 4.8.2 Multiplexer characteristics.

Remark 4. Regarding pin characteristics of HVP0 to HVP2 refer to Section 4.8.1 High-voltage port Characteristics.

### 4.6 AC Characteristics

(T<sub>A</sub>= -40 to +85°C, 8.0<=VCC<=50V, GND0/1=VSS=0V) Symbol Conditions TYP. MAX. Unit Parameter MIN. Instruction cycle Тсү Main system clock HS (high-speed main) mode 0.03125 -1 us (minimum instruction (fmain) operation LS (low-speed main) mode 0.125 -1 us execution time) LV (low-voltage main) mode 0.25 -1 us In the self-programming HS (high-speed main) mode 0.03125 -1 us mode LS (low-speed main) mode 0.125 \_ 1 us LV (low-voltage main) mode 0.25 -1 us

(2/2)

(T<sub>A</sub>= -40 to +85°C, 8.0<=VCC<=50V, GND0/1=VSS=0V)

$A = -40 \ 10 + 83 \ C, 8.0 <= 0 \ CC <= 30 \ V; \ GND0/1 = 0 \ S3 = 0 \ V)$								
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit		
Timer RD input high-level width, low-level width	tтdiн, tтdi∟	TRDIOB1, TRDIOC1, TRDIOD1	3/fclk	-	-	ns		
TRDIOB1, TRDIOC1, TRDIOD1	fто	HS (high-speed main) mode	-	•	8	MHz		
output frequency		LS (low-speed main) mode	-	•	4	MHz		
		LV (low-voltage main) mode	-	•	2	MHz		
Interrupt input high-level width, low-level width	tinth, tintl	INTP0, INTP5	1	-	-	us		
RESETN low-level width	trsl		10	-	-	us		



(3/3)

(1/2)

#### **AC Timing Test Points**



**TI/TO Timing** 



**Interrupt Request Input Timing** 



**RESETN Input Timing** 





### 4.7 MCU peripheral circuit Characteristics

#### AC Timing Test Points



### 4.7.1 Serial array unit

#### (1) During communication at same potential (UART mode) (Dedicated baud rate generator output)

(T<sub>A</sub>= -40 to +85°C, 8.0<=VCC<=50V, GND0/1=VSS=0V)

Parameter	Symbol	Conditions	HS (high-speed main) mode		LS (low-speed main) mode		LV (low-voltage main) mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate			-	fмск/6	-	fмск/6	-	fмск/6	bps
Note 1		Theoretical value of the maximum transfer rate fMCK = fCLK	-	5.3	-	1.3	-	0.6	Mbps

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).



UART mode connection diagram (During communication at same potential)



UART mode bit width (During communication at same potential) (reference)

Remarks 1. q: UART number (q = 0, 1), g: PIM and POM number (g = 1)

Remarks 2. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00,02)



### RAJ240310

#### 4 ELECTRICAL SPECIFICATIONS

(2) During comm	nunication a	at same potential (CSI m	ode) (master r	node, S	SCKp interi	nal cloo	ck output)		
(T <sub>A</sub> = -40 to +85°C, 8.0<=VCC<=50V,	Symbol	Conditions	HS (high-speed main) mode		LS (low-speed mode	d main)	LV (low-vol main) mo	Unit	
GND0/1=VSS=0V) Parameter			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	<b>t</b> КСҮ1	$t_{KCY1} \ge 4/f_{CLK}$	125	-	500	-	1000	-	ns
SCKp high-/low-level width	tĸнı, tĸ∟ı		tксү1/2 <b>- 1</b> 8	-	tксү1/2 <b>- 5</b> 0	-	tксү1/2 <b>- 5</b> 0	-	ns
SIp setup time (to SCKp ↑) Note 1	tsiĸ1		44	-	110	-	110	-	ns
SIp hold time (from SCKp ↑) Note 2	tksi1		19	-	19	-	19	-	ns
Delay time from SCKp↓ to SOp output <sup>Note 3</sup>	tKSO1	C = 30 pF Note 4	-	25	-	25	-	25	ns

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The SIp setup time becomes "to SCKp  $\downarrow$  " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp ↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Note 4.** C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark 1. p: CSI number (p = 10), m: Unit number (m = 0), n: Channel number (n = 2), g: PIM number (g = 1)

Remark 2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 02))



(3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)

(T <sub>A</sub> = -40 to +85°C, 8.04	<=VCC<=5	50V, GND0/1=VSS=0V)							
Parameter	Symbol	Conditions	HS (high-speed main) mode			/-speed mode	LV (low-voltage main) mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	1
SCKp cycle time	tксү2	1 MHz < fмск	8/fмск	-	-	-	-	-	ns
Note 5		fмск ≤ 16 MHz	6/fмск	-	6/fмск	-	6/fмск	-	ns
SCKp high-/low-level width	tкн2, tкL2		tксү2/2 - 8	-	tксү2/2 - 8	-	tксү2/2 - 8	-	ns
SIp setup time (to SCKp ↑) <sup>Note 1</sup>	tsik2		1/fмск + 20	-	1/fмск + 30	-	1/fмск + 30	-	ns
SIp hold time (from SCKp ↑) <sup>Note 2</sup>	tKSI2		1/fмск + 31	-	1/fмск + 31	-	1/fмск + 31	-	ns
Delay time from SCKp ↓ to SOp output Note 3		C = 30pF Note 4	-	2/fмск + 44	-	2/fмск + 110	-	2/fмск + 110	ns

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The SIp setup time becomes "to SCKp  $\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Note 2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The SIp hold time becomes "from SCKp  $\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp ↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Note 4.** C is the load capacitance of the SCKp and SOp output lines.

Note 5. The maximum transfer rate when using the SNOOZE mode is 1 Mbps.

# Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark 1. p: CSI number (p = 10), m: Unit number (m = 0), n: Channel number (n = 2), g: PIM number (g = 1)

Remark 2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 02))



CSI mode connection diagram (during communication at same potential)

Remark 1. p: CSI number (p =10) Remark 2. m: Unit number, n: Channel number (mn = 02)





CSI mode serial transfer timing (during communication at same potential)

CSI mode serial transfer timing (during communication at same potential)



Remark 1. p: CSI number (p = 10) Remark 2. m: Unit number, n: Channel number (mn = 02)



(4) During communication at same potential (simplified I<sup>2</sup>C mode)

Parameter	Symbol	Conditions	HS (high-speed main) mode		LS (low-speed main) mode		LV (low-voltage main) mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	fscL	Cb = 50pF, Rb = 2.7kΩ	-	1000 <sup>Note 1</sup>	-	400 <sup>Note 1</sup>	-	400 <sup>Note1</sup>	kHz
Hold time when SCLr = "L"	t∟ow	Cb = 50pF, Rb = 2.7kΩ	475	-	1150	-	1150	-	ns
Hold time when SCLr = "H"	thigh	Cb = 50pF, Rb = 2.7kΩ	475	-	1150	-	1150	-	ns
Data setup time (reception)	tsu: dat	Cb = 50pF, Rb = 2.7kΩ	1/fмск + 85 <sup>Note 2</sup>	-	1/fMCK + 145 Note 2	-	1/fмск + 145 <sup>Note2</sup>	-	ns
Data hold time (transmission)	thd: dat	Cb = 50pF, Rb = 2.7kΩ	0	305	0	305	0	305	ns

Note 1. The value must also be equal to or less than fmck/4.

Note 2. Set the fMCK value to be equal or less than the tLOW and tHIGH time values directly above

Caution Select the normal input buffer and the N-ch open drain output (VDD tolerance) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).



#### Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)





**Remark 1.** Rb[ $\Omega$ ]: Communication line (SDAr) pull-up resistance, Cb[F]: Communication line (SDAr, SCLr) load capacitance **Remark 2.** r: IIC number (r = 00, 10), g: PIM, POM number (g = 1)

Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number mn = 02)



### 4.7.2 Serial interface IICA

#### (1) I<sup>2</sup>C standard mode

#### (T<sub>A</sub>= -40 to +85°C, 8.0<=VCC<=50V, GND0/1=VSS=0V)

Parameter	Symbol Conditions		HS (high-speed main) mode		LS (low-speed main) mode		LV (low-voltage main) mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Standard mode: fc∟κ ≥ 1MHz	0	100	0	100	0	100	kHz
Setup time of restart condition	tsu: sta		4.7	-	4.7	-	4.7	-	us
Hold time Note 1	thd: STA		4.0	-	4.0	-	4.0	-	us
Hold time when SCLA0 = "L"	tLOW		4.7	-	4.7	-	4.7	-	us
Hold time when SCLA0 = "H"	thigh		4.0	-	4.0	-	4.0	-	us
Data setup time (reception)	tsu: dat		250	-	250	-	250	-	ns
Data hold time (transmission) Note 2	thd: dat		0	3.45	0	3.45	0	3.45	us
Setup time of stop condition	tsu: sto		4.0	-	4.0	-	4.0	-	us
Bus-free time	<b>t</b> BUF		4.7	-	4.7	-	4.7	-	us

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of tHD: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

**Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: Cb = 400pF, Rb =  $2.7k\Omega$ 

#### (2) I<sup>2</sup>C fast mode

(T<sub>A</sub>= -40 to +85°C, 8.0<=VCC<=50V, GND0/1=VSS=0V)

Parameter	Symbol Conditions		HS (high-speed main) mode		LS (low-speed main) mode		LV (low-voltage main) mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Fast mode: fCLK ≥ 3.5 MHz	0	400	0	400	0	400	kHz
Setup time of restart condition	tsu: sta		0.6	-	0.6	-	0.6	-	us
Hold time <sup>Note1</sup>	thd: STA		0.6	-	0.6	-	0.6	-	us
Hold time when SCLA0 = "L"	tLOW		1.3	-	1.3	-	1.3	-	us
Hold time when SCLA0 = "H"	tнigн		0.6	-	0.6	-	0.6	-	us
Data setup time (reception)	tsu: dat		100	-	100	-	100	-	ns
Data hold time (transmission) Note2	thd: dat		0	0.9	0	0.9	0	0.9	us
Setup time of stop condition	tsu: sto		0.6	-	0.6	-	0.6	-	us
Bus-free time	<b>t</b> BUF		1.3	-	1.3	-	1.3	-	us

**Note 1.** The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of tHD: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode: Cb = 320pF, Rb =  $1.1k\Omega$ 



#### (3) I<sup>2</sup>C fast mode plus

(T<sub>A</sub>= -40 to +85°C, 8.0<=VCC<=50V, GND0/1=VSS=0V)

Parameter	Symbol Conditions		HS (high-speed main) mode		LS (low-speed main) mode		LV (low-voltage main) mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fsc∟	Fast mode plus: fCLK ≥ 10 MHz	0	1000	-		-		kHz
Setup time of restart condition	tsu: sta		0.26	-				us	
Hold time Note 1	thd: STA		0.26	-	-		-		us
Hold time when SCLA0 = "L"	t∟ow		0.5	-	-		-		us
Hold time when SCLA0 = "H"	thigh		0.26	-	-		-		us
Data setup time (reception)	tsu: dat		50	-	-		-		ns
Data hold time (transmission) Note 2	thd: dat		0	0.45				us	
Setup time of stop condition	tsu: sto		0.26	-				us	
Bus-free time	<b>t</b> BUF		0.5	-	-		-		us

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected

Note 2. The maximum value (MAX.) of tHD: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

**Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode plus: Cb = 120pF,  $Rb = 1.1k\Omega$ 



**IICA** serial transfer timing

Remark n = 0

### 4.7.3 Interrupt

(T	$h_{-}=-40 \text{ to } +8$	5°C. 8.0<=	VCC <= 50V	GND0/1=VSS=0V)
· ·	A- 40 10 10	0.0	$\sim 00 \sim -00 v$ ,	01100/1-100-01/

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Interrupt input high-level width, low-	tinth,	INTP0, INTP5	1	-	-	us
level width	tINTHL					


#### 4.7.4 POR circuit characteristics (MCU)

(T <sub>A</sub> = -40 to +85°C, 8.0<=VCC<	=50V, GND0	1/1=VSS=0V)				
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power on/down reset	VPOR	Voltage threshold on VREG2 rising	1.47	1.51	1.55	V
threshold	VPDR	Voltage threshold on VREG2 falling Note 1	1.46	1.50	1.54	V
Minimum pulse width Note 2	TPW		300	-	-	us

Note 1. However, when the operating voltage falls, enter STOP mode, or enable the reset status using the

external reset pin before the voltage falls below the operating voltage range shown in Section 4.6 AC Characteristics.

Note 2. Minimum time required for a POR reset when VREG2 is below VPDR. This is also the minimum time required for a POR reset when VREG2 exceeds VPOR after VREG2 is below 0.7 V during STOP mode.





#### **4.8** AFE peripheral circuit characteristics

#### 4.8.1 High-voltage port Characteristics

(T<sub>A</sub>= -40 to +85°C, 8.0<=VCC<=50V, GND0/1=VSS=0V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	Viн		2.6	-	-	V
Input voltage, low	VIL		-	-	0.7	V
Output voltage, low	VoL	IOL = 1mA	-	-	0.7	V
On resistance, high level output (Nch MOS output)	Ronn	IOL= 1 mA	-	-	700	Ω
Pin leakage current	Ilk1	HVP0, HVP1 VI=VCC, GND0/1	-	-	±1	uA
	Ilk2	HVP2	-	-	±2	uA

Note 1. Reference voltage is GND0 and GND1.

Note 2.HVP0 is a multi-function pin, and its functions are High-voltage GPIO and Analog input for ADC.When HVP0 is used in High-voltage port, this pin cannot be used in Analog input. It is exclusive.

#### 4.8.2 Multiplexer characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Gain VIN(n)-VIN(n-1)	GAIN1	VIN10,VIN9,VIN8,VIN7,VIN6,VIN5>2.0V VIN4,VIN3,VIN2,VIN1>0V Note 1	-	1.0	-	V/V
Gain HV	GAIN2	TOPCELL Note 2, PONL, HVP1/LDET, VIN10/HVP2 Note 3	-	0.1	-	V/V
Gain AN	GAIN3	AN0, 1, 2, 3, ADIN0, 1	-	1.0	-	V/V
Gain ADIN2	GAIN4	ADIN2	-	0.5	-	V/V
Input voltage range VIN(n)-VIN(n-1)	VRA1	VIN10,VIN9,VIN8,VIN7,VIN6,VIN5>2.0V VIN4,VIN3,VIN2,VIN1>0V Note 1	-0.1	-	5.1	V
Input voltage range HV	VRA2	TOPCELL Note 2, PONL, HVP1/LDET, VIN10/HVP2 Note 3	0.0	-	50.0	V
Input voltage range AN	VRA3	AN0, 1, 2, 3, ADIN0, 1, 2	0.0	-	3.3	V
Input resistance	RI2	TOPCELL Note 2, PONL, HVP1/LDET, VIN10/HVP2 Note 3	-	250	-	ΚΩ
Input resistance	RI4	ADIN2	-	30	-	KΩ
Pin leakage current	Ilkv1	VIN1=5V	-	-	2	uA
		VIN2=10V	-	-	2	uA
		VIN3=15V	-	-	2	uA
		VIN4=20V	-	-	2	uA
		VIN5=25V	-	-	2	uA
		VIN6=30V	-	-	2	uA
		VIN7=35V	-	-	2	uA
		VIN8=40V	-	-	2	uA
		VIN9=45V	-	-	2	uA
		VIN10=50V	-	-	2	uA

(T<sub>A</sub>= -40 to +85°C, 8.0<=VCC<=50V, GND0/1=VSS=0V)

Note 1. Reference voltage is GND0 and GND1

**Note 2.** TOPCELL means the top voltage of cells, and it is inputted by VIN10 or VIN9.

Note 3. When VIN9 pin is used for TOPCELL input, VIN10/HVP2 pin is available for one of high voltage analog input.



#### 4.8.3 Sigma-delta A/D converter characteristics

(T<sub>A</sub>= -40 to +85°C, 8.0<=VCC<=50V, GND0/1=VSS=0V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution Note1	RESAD	Conversion time = 8ms	-	-	15	bits
		Conversion time = 4ms	-	-	14	bits
		Conversion time = 2ms	-	-	13	bits
		Conversion time = 1ms	-	-	12	bits
		Conversion time = 0.5ms	-	-	11	bits
		Conversion time = 0.25ms	-	-	10	bits
Input voltage range	VINAD		-0.1	-	5.1	V
Integral nonlinearity	INLAD	End fit	-27	-	27	LSB
Conversion result in zero input	ADZERO	VIN=0V	-	3340 Note 2	-	LSB
Temperature dependency In zero input	dTADZERO	VIN=0V	-0.24	-	+0.24	LSB/C
Conversion result in full-scale input	ADFS	VIN=5.1V	-	31010 Note 2	-	LSB
Temperature dependency in full-scale input	dTADFS	VIN=5.1V	-0.24	-	+0.24	LSB/C
Input resistance	RINAD		-	(1.0)	-	MΩ
Battery cell voltage	ERRCELL1	$T_A = +25^{\circ}C$ After calibration	-	-	±5	mV
measurement error	ERRCELL2	$-20 \le T_A \le 85^{\circ}C$ After calibration	-	-	±10	mV
	ERRCELL2L	$-40 \le T_A \le 85^{\circ}C$ After calibration	-	-	±12	mV

Note 1. AD conversion result is output in 15-bit.

**Note 2.** This value is before subtracting the offset voltage.

Caution 1. Except for Battery Cell voltage measurement error (ERRCELLxx), these parameters are sigma-delta converter circuit characteristics.

Caution 2. Calibration is needed to keep high accuracy in system.

**Remark** Values in parentheses are design value.



#### 4.8.4 Current integrating circuit characteristics

(T<sub>A</sub>= -40 to +85°C, 8.0<=VCC<=50V, GND0/1=VSS=0V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RESCC		-	-	18	bits
Conversion time	TCC		-	250	-	ms
Input voltage range	VINCC	±50mV mode ISENS1 to ISENS0	-50	-	+50	mV
		±100mV mode ISENS1 to ISENS0	-100	-	+100	mV
		±200mV mode ISENS1 to ISENS0	-200	-	+200	mV
Integral nonlinearity	INLCC	End fit	-	-	0.02	%FSR
Input resistance	RINCC	ISENS0, ISENS1	-	(1.0)	-	MΩ
Current measurement error <sup>Note</sup>	ERRCURR	±50mV mode Ta = 25 degC	-	(±10)	-	uV
		±50mV mode	-	-	(±60)	uV
		±100mV mode Ta = 25 degC	-	(±10)	-	uV
		±100mV mode	-	-	(±100)	uV
		±200mV mode Ta = 25 degC	-	(±20)	-	uV
		±200mV mode Input voltage range: -100mV to 200mV	-	-	(±200)	uV

Note After calibration.

Caution 1. Except for Current measurement error (ERRCURR), these parameters are current integration circuit characteristics.

Caution 2. Calibration is needed to keep high accuracy in system.

Remark Value in parentheses are design value.



#### 4.8.5 Overcurrent detection / wakeup current detection circuit characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Discharge short-circuit current detection	dSVSC	25mv to 200mV	-	12.5	-	mV
setting voltage step		200mV to 300mV	-	25	-	mV
Discharge short-circuit current detection	dVSC	25mv to 200mV setting	-	-	±12.5	mV
voltage error		225mV to 300mV setting	-	-	±25.0	mV
Discharge overcurrent detection setting	dSVDOC	15mV to 100mV	-	2.5	-	mV
voltage step		100mV to 200mV	-	5	-	mV
Discharge overcurrent detection voltage	dVDOC	15mV to 100mV setting	-	-	±5.0	mV
error Note 1		105mV to 200mV setting	-	-	±7.5	mV
Charge overcurrent detection setting voltage	dSVCOC	-60mV to -2.5mV	-	2.5	-	mV
step		-100mV to -60mV	-	5	-	mV
Charge overcurrent detection voltage error	dVCOC	-60mV to -2.5mV setting	-	-	±5.0	mV
Note 1		-100mV to -65mV setting	-	-	±7.5	mV
Discharge wakeup current detection setting voltage step	dSVDWU	0mV to 140mV	-	1.25	-	mV
Charge wakeup current detection setting voltage step	dSVCWU	-140mV to 0mV	-	1.25	-	mV
Heavy Load detection setting voltage step	dSVHLD	0mV to 140mV	-	1.25	-	mV
Discharge wakeup current detection voltage	dVDWU	20 times mode	-0.10	0.0	+0.25	mV
error Note 1		ISENS1 to ISENS0:				
		0.25mV to 2.5mV				
Charge wakeup current detection voltage	dVCWU	20 times mode	-0.25	0.0	+0.10	mV
error Note 1		ISENS1 to ISENS0:				
		-0.25mV to -2.5mV				
Heavy Load detection voltage error Note 1	dVHLD	20 times mode	-0.10	0.0	+0.25	mV
		ISENS1 to ISENS0: 0.25mV to 2.5mV				
Discharge abort circuit ourrent detection	dTSC	0.2511V to 2.511V Ous to 916us	0.0	-	20 F	us
Discharge short-circuit current detection time error <sup>Note 2</sup>	0150	(61us step)	0.0	-	30.5	us
Discharge overcurrent detection time error	dTDOC	0.488ms to 32s	0.0	-	122	us
Note 2	uiboo	(0.488ms step)	0.0			uo
Charge overcurrent detection time error Note	dTCOC	Ous to 15564us	0.0	-	30.5	us
2		(61us step)				
Discharge wakeup current detection time error Note 2	dTDWU	3.91ms to 62.56ms (3.91ms step)	-3.91	-	0	ms
Charge wakeup current detection time error Note 2	dTCWU	3.91ms to 62.56ms (3.91ms step)	-3.91	-	0	ms
Heavy Load detection time error Note 2	dTHLD	61us to 916us	0.0	-	30.5	us
	1	(04	1		1	1

Note 1. This is the specification after zero-calibration is executed.

Note 2. The frequency error of AFE On-chip oscillator (AOCO and ALOCO) is excluded from these detection time error.



(61us step)

#### Charge/Discharge FET control circuit 4.8.6

<u>(T<sub>A</sub>= -40 to +85°C, 8.0&lt;=VCC&lt;</u>	=50V, GND0/1	=VSS=0V)	_		-	
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CFOUT and DFOUT on	VFETON	VCC>12V with load resistance of $10M\Omega$	10	12.5	15	v
		VCC<=12V with load resistance of $10M\Omega$	VCC-2	VCC-1	VCC	v
CFOUT and DFOUT ON rise	tFET_ON	CFOUT/DFOUT driving an equivalent	-	200	250	us
time		load capacitance of 10nF, measured from				
		10% to 90%.				
DFOUT pull-down OFF fall	tDF_OFF	DFOUT driving an equivalent	-	60	90	us
time		load capacitance of 10nF, measured from				
		90% to 10%				
CFOUT pull-down OFF	RCF_OFF	When CFOUT disabled, CFOUT held at 12V.	70	100	130	ΚΩ
resistance to GND0/1						
DFOUT pull-down OFF	RDF_OFF	When DFOUT disabled, DFOUT held at 12V.	1.75	2.50	4.25	ΚΩ
resistance to GND0/1						
Caution After trimming						

Caution After trimming.

Remark Values in parentheses are design value.

#### **Power on circuit Characteristics** 4.8.7

|--|

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH		2.6	-	VCC	V
Input voltage, low	VIL	IC enable	GND0/1	-	1.0	V
Pull-up resistance	Rpu		-	12.4	-	MΩ

#### 4.8.8 Series regulator circuit characteristics

(T<sub>A</sub>= -40 to +85°C, 8.0<=VCC<=50V, GND0/1=VSS=0V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output voltage	VR2O	50uA<=lo<=20mA	3.20	3.30	3.40	V
Load drive capability	IOMAX	8.0V<=VCC<=50.0V	20	-	-	mA

Note In case of using load drive, total power consumption must be under the maximum ratings power consumption (Pd).

Caution After trimming.



#### 4.8.9 AFE reset circuit characteristics

(T<sub>A</sub>= -40 to +85°C, 8.0<=VCC<=50V, GND0/1=VSS=0V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
VREG2 release voltage	VREL	At power on	2.8	2.9	3.0	v
VREG2 detection voltage	VDET	After trimming	2.7	2.8	2.9	V

#### 4.8.10 Cell balancing circuit characteristics

\_(T<sub>A</sub>= -40 to +85°C, 8.0<=VCC<=50V, GND0/1=VSS=0V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
On resistance	Ron	V(n+1)-V(n) = 3.5V, n=1~9	100	200	400	Ω

#### 4.8.11 Power on timer characteristics

(T<sub>A</sub>= -40 to +85°C, 8.0<=VCC<=50V, GND0/1=VSS=0V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time setting range	TPonT	Time is selectable from 1, 2, 4, 8, 16, 32, 64, 128,	1	-	256	minutes
		256 min.				
Time error	dTPonT		-50	-	+100	%

#### 4.8.12 Low Voltage GPIO; AFE GPIO characteristics

(T<sub>A</sub>= -40 to +85°C, 8.0<=VCC<=50V, GND0/1=VSS=0V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input Voltage High	VIH_LVP		0.8 x CREG2	-	CREG2	v
Input Voltage Low	VIL_LVP		0.0	-	0.2 x CREG2	v
Output Voltage Low	VOL_LVP	IOL=1mA	-	-	0.4	v
Output Current Low	IOL_LVP		-	-	6.0	mA
Totally Output Current Low	IOL_T_LVP	LVP0+LVP1	-	-	12.0	mA
Leakage in High input	ILIH_LVP	VI=CREG2	-	-	1	uA
Leakage in Low input	ILIL_LVP	VI=GND0/1	-	-	1	uA



#### 4.8.13 RAM Data Retention characteristics

#### (T<sub>A</sub>= -40 to +85°C, GND0/1=VSS=0V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	Vdddr		1.46 <sup>Note</sup>	-	CREG2	V

Note The value depends on the POR detection voltage. When the voltage drops, the RAM data is retained before a POR reset is effected, but RAM data is not retained when a POR reset is effected.



#### 4.9 Flash memory programming characteristics

(T<sub>A</sub>= -40 to +85°C, 8.0<=VCC<=50V, GND0/1=VSS=0V)

Parameter	Symbol	Conditions	MIN.	TP.	MAX.	Unit
System clock frequency	fclk		1	-	32	MHz
Number of code flash rewrites Note 1, 2, 3	Cerwr	Retained for 20 years TA = 85 °C	1,000	-	-	Times
Number of data flash rewrites Note 1, 2, 3		Retained for 1 year TA = 25 °C	-	1,000,000	-	
		Retained for 5 years TA = 85 °C	100,000	-	-	
		Retained for 20 years TA = 85 °C	10,000	-	-	

Note 1. 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until rewrite after the rewrite.

Note 2. When using flash memory programmer and Renesas Electronics self-programming library.

Note 3. This flash memory characteristic is the result of the reliability test.

### 4.10 Dedicated Flash Memory Programmer Communication (UART)

(T<sub>A</sub>= -40 to +85°C, 8.0<=VCC<=50V, GND0/1=VSS=0V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115,200	-	1,000,000	bps



#### 4.11 Timing of Entry to Flash Memory Programming Modes

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
The time needed from when an external reset ends until the initial communication settings are specified	<b>t</b> SUINIT	POR and LVD reset must end before the external reset ends.	-	-	100	ms
The time needed from when the TOOL0 pin is placed at low level until an external reset ends	tsu	POR and LVD reset must end before the external reset ends.	10	-	-	us
The time needed for the TOOL0 pin to be kept at low level after an external reset ends (excluding the processing time of the firmware to control the flash memory)		POR and LVD reset must end before the external reset ends.	1	-	-	ms



<1> The low level is input to the TOOL0 pin.

<2> The external reset ends (POR and LVD reset must end before the external reset ends).

<3> The TOOL0 pin is set to the high level.

<4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

**Remark** tSUINIT: The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the external resets end.

tSU: Time needed for the TOOL0 pin is placed at low level until the pin reset ends

tHD: Time needed for the TOOL0 pin at low level from when the external resets end

(excluding the processing time of the firmware to control the flash memory)



### 5. DETAILED DESCRIPTION

#### 5.1 Overview

RAJ240310 is Renesas Li-ion battery fuel gauge IC (FGIC) which consists of a MCU device and an AFE device in a single package. Pack with a variety of battery management features and Renesas RL78 CPU core which has multiple low power modes and capable of achieving high performance in ultra-low power operation.

The RAJ240310 has embedded flash memory on an MCU (same as other RL78 family) and use it to store program instructions (code) as well as data on to perform battery voltage / current / temperature measurement, remaining capacity estimation, over current / voltage / temperature protection and other battery management operations.

## 5.2 System Block diagram



Figure 20 System block diagram

Caution The example peripheral circuit does not guarantee proper operation. Please perform sufficient evaluation using the actual application to determine the circuits and peripherals.



### 6. APPLICATION GUIDELINE

#### 6.1 Typical Application Specification

A typical specification example of Li-ion battery management unit as shown below. From the next page, the typical application guideline is explained for RAJ240310.

Battery cell assembly	10S1P	
Host Interface	System Manageme	ent Bus (SMBus) Specification, version 1.1.
Primary protection	Charge FET and D	ischarge FET
Secondary protection	Fuse blow by FGIC	C or a secondary protection device.
Connect pins	Pack+	Positive battery pack terminal
	SCL	SMBus clock
	SDA	SMBus data
	UART	UART communication port
	PONL	High voltage port for battery power on
	Pack-	Negative battery pack terminal
Additional Features	External reverse cl	narge protection circuit
	Battery and charge	discharge MOSFET temperature measurement with three thermistors



## 6.2 Typical Application Circuit





### 6.3 Circuit Design Guideline

#### 6.3.1 Cell voltage monitor circuit

- Place an input filter between FGIC's VIN port and each of the cells.
- Place resistors valued approximately 100Ω and capacitors valued around 0.1uF to VIN1 VIN10 for surge protection.
   It is necessary to calculate the cut-off frequency and use correct resistance and capacitance value based on application.





#### 6.3.2 Battery power on circuit

- Path 1 is for Charger presence detection. Path 2 can be used for trigger pull detection.
- Place Diode (D14) that Path 2 input does not affect Path 1.
- Place Diode (D12) for reverse input protection and D5, D6 and Q4 is used for negative voltage input protection.
- Place CR filter (1KΩ, 0.1uF) on Path 2 to PONL for surge protection.

It is necessary to calculate cut-off frequency and use correct resistance and capacitance value based on application.



#### 6.3.3 Current monitor

- Potential difference on the sense resistor is monitored by current integration circuit.
- Place a Low Pass Filter (100Ω, 0.1uF) at input stage.
   LPF's ground should be connected from a place close to FGIC ground (GND0/1).
- Sense lines should be shielded if small voltage difference is detected to ensure high accurate current sensing.







#### 6.3.4 Fuse control

- Self-control protector (SCP) is used for fuse in reference circuit.
- The fuse will blow when RAJ240310 drives HVP0 (High voltage GPIO) pin low to make Q1 ON.
- The fuse will blow when overcurrent exceeds the limit of SCP.
- R12 R16 are used for battery electrochemical migration short circuit countermeasures.





#### 6.3.5 C-FET and D-FET control

- R27 and R32 are use as gate protection and C-FET/D-FET noise reduction. (2kΩ is recommended.)
- R26 and R33 are used to fix C-FET/D-FET gate voltage in order to keep stable off state when FET is turn off. 10MΩ is recommended for DFET control and 1MΩ is recommended for CFET control.
- D4 and D9 is for Q2 and Q3 protection.
- Q5 is used for negative voltage protection and D13 is used to prevent reverse input from the system.





#### 6.3.6 Thermistor inputs

ADC voltage measurement pins (AN0, AN1, AN2, AN3) are assigned for thermistor.



#### 6.3.7 Communication line

- RAJ240310 support 2 kinds of communication, SMBus and UART.
- For electrical over stress countermeasure, input 100Ω, 100Ω resistor, Zener diode, and capacitance are recommended in SMBus communication line.
- For UART communication, P16 and P17 pins have VDD output circuit, therefore RXD/TXD line pull up voltage should be the same as VDD.





#### 6.3.8 Power supply path

- Power is supplied to VCC through the following two paths depending on circumstance.
- Power supplied from battery side when fuse is blown. See power supply line 1.
- Higher output voltage from battery and charger is used as power supply. See power supply line 2.
- For protection of the VCC pin, it is recommended to add resistor and PTC for current limit.







#### 6.3.9 VCC, CREG2, and REGC capacitance

- The following decoupling capacitors must be located adjacent to each terminal.
- C13: VCC (1uF is recommended.)
- C14: CREG2 (1uF is recommended.)
- C18: REGC (0.47uF is recommended.)





#### 6.4 Layout Guidelines

#### 6.4.1 Summary

- Large current patterns must be wide and short to minimize voltage drop and heat generation.
- Bypass capacitors must be mounted as close as possible to the device VCC and GND pins to prevent erroneous operation due to noise from power supply.
- Capacitors for voltage regulators must be located close to regulator pins to ensure loop stability and ESD tolerance.
- All IC ground must be connected to the negative terminal of battery cells except ground for communication lines.
- Communication lines must be away from small signal current sense line to prevent the input signal from being disturbed by the incoming radiation noise.
- To decrease parasitic PCB impedance and improve tolerance against noise, it is preferred to enhance ground pattern as much as possible.
- FGIC (RAJ240310) must be located away from any heat source (FET, current sense resistor and large current patterns) to minimize the influence of heat.

#### 6.4.2 ESD protections on each terminal (basic policy)

- ESD on Pack+ terminal must be discharged to the top side of the cell or to Pack- terminal through a capacitor.
- ESD on Pack- terminal must be discharged to the GND side of the cell.
- ESD on communication terminals and other GPIOs must be discharged to the GND side of the cell via Pack- terminal.
- The noise from PACK+ or PACK- must be discharged to the battery cells so that it will not interfere with FGIC functions and measurements.





#### 6.4.3 Pack+, Pack- (Noise protection element)

- A bypass capacitor must be placed between Pack+ and Pack-. (Countermeasure against ESD)
- A bypass capacitor must be located adjacent to Pack+, Pack-. (Minimize the ESD influence)
- Capacitors must be placed in series. (Countermeasure against short-circuit of capacitors)
- Don't use tantalum capacitor. (Tantalum capacitor can end up with short-circuited failure when damaged.)
- For the terminal protection against noise and overvoltage, It is recommended to add varistor or TVS diode. (RV2)
- It is recommended to add Fuse to prevent short circuit. (F2)
- C23, C24, RV, F2 must be placed as short as possible between PACK + and PACK-. However, be careful not to narrow the distance between Pack + and Pack-.







#### 6.4.4 GND connection

- Each analog GND of FGIC should be connected to the point (A) of current detection resistor of the cell side by the pattern with an adequate width. (Prevent potential variation by large current.)
- Minimize parasitic impedance between point (A) and (B).
- Minimize parasitic impedance between GND0 and GND1.
- Secure ground plates to improve noise immunity.







#### 6.4.5 Bypass capacitor between VCC/VDD/CREG2/REGC and GND0/GND1/VSS

- The patterns between VCC/CREG2 pin and GND0/1 pin, and VDD/REGC pin and VSS pin, a bypass capacitor is connected and the path must be as short as possible. (Countermeasure for ESD, EMC noise and etc.)
- The lines to bypass capacitor must be wide and short. (To keep bypass capacitor effective in suppressing the potential variation.)





#### 6.4.6 Current Monitor (ISENS0, ISENS1)

- Two lines from current sense resistor to ISENS0, ISENS1 must be the same in width and length, and in parallel with the same space between the two lines. (Prevent erroneous detections due to noise).
- LPF (100Ω and 0.1 uF) and a shield pattern should be placed to ISENS0/1 lines. (Countermeasure against noise)







#### 6.4.7 Communication line (SMBus)

SMBus lines must be equipped with Zener diodes. And it is necessary to mount resistors on the side of FGIC and pack connecter. (Zener diode and the resistor on the side of connector are for surge countermeasures, the resistor on the side of FGIC for noise countermeasure.)



The resistor on the side of the FGIC must be located as close to the FGIC as possible

#### 6.4.8 Unused Pins

Unused pins are recommended to be connected to GND via resistors as ESD countermeasure. (Setting low output by software prevents the terminal from becoming indefinite).



### 7. PACKAGE OUTLINE





### **REVISION HISTORY**

Rev.	Date	Page	Description
1.00	May 31, 2021	-	First release



# General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

#### 1. Handling of Unused Pins

- Handle unused pins in accordance with the directions given under Handling of Unused Pins in the manual.
- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

#### 2. Processing at Power-on Processing during Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate undetermined and the states of register settings and pins are undefined at the moment when power is supplied.
  - In a finished product where the reset signal is applied to the external reset pin, the states state of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for possible future expansion of functions only. Do not
  access these addresses; the correct operation of LSI will not guaranteed if they are accessed.
- 4. Clock Signals

After applying a reset, the reset line will only be released after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

— The characteristics of Microprocessing unit or Microcontroller unit products in the same group but having a different part number may differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, system-evaluation test needs to be implemented for the given product.

#### Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2 Renesas Electronics hereby express ly disclaims any warranties against and liability for infringement or any other disputes involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Reneses Electronics products or technical information described in this document, including but not limited to, the product data, drawing, chart, program, algorithm, application examples
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others
- You shall not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copy or otherwise mis appropriation of Renes as Electronics products.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
  - "Standard": Computers: office equipment: communications equipment: test and measurement equipment: audio and visual equipment: home electronic appliances: machine tools: personal electronic equipment: and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (space and undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renes as Electronics disclaims any and all liability for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 8. When using the Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat radiation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions or failure or accident arising out of the use of Renesas Electronics products beyond such specified rances
- 7. Although Renes as Electronics endeavors to improve the quality and reliability of Renes as Electronics products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please ensure to implement safety measures to guard them against the possibility of bodily injury, injury or damage caused by fire, and social damage in the event of failure or malfunction of Renesas Electronics products, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures by your own responsibility as warranty for your products/system. Because the evaluation of microcomputer software alone is very difficult and not practical, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please investigate applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive carefully and sufficiently and use Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall not use Renesas Electronics products or technologies for (1) any purpose relating to the development, design, manufacture, use, stockpiling, etc., of weapons of mass destruction, such as nuclear weapons, chemical weapons, or biological weapons, or missiles (including unmanned aerial vehicles (UAVs)) for delivering such weapons, (2) any purpose relating to the development, design, manufacture, or use of conventional weapons, or (3) any other purpose of disturbing international peace and security, and you shall not sell, export, lease, transfer, or release Renesas Electronics products or technologies to any third party whether directly or indirectly with knowledge or reason to know that the third party or any other party will engage in the activities described above. When exporting, selling, transferring, etc., Renesas Electronics products or technologies, you shall comply with any applicable export control laws and regulations promulgated and administered by the governments of the countries asserting jurisdiction over the parties or transactions
- 10. Please adv nowledge and agree that you shall bear all the losses and damages which are incurred from the misuse or violation of the terms and conditions described in this document, including this notice and hold Renesas Electronics harmless, if such misuse or violation results from your resale or making Renesas Electronics products available any third party
- 11. This do ent shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electro
- 12. Please contact a Renes as Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics

(Rev.3.0-1 November 2016)



http://www.renesas.com

**Renesas Electronics Corporation** SALES OFFICES Refer to "http://www.renesas.com/" for the latest and detailed information. Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 9251 Yonge Street, St Tel: +1-905-237-2004 Renesas Electronics Europe Limited Dukes Meadow, Milboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-6503-0, Fax: +49-211-6503-1327 Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R. China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679 Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-21-2226-0888, Fax: +86-21-2226-0999 Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2265-6688, Fax: +852 2886-9022 Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670 Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300 Renesas Electronics Malaysia Sdn.Bhd. Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777 Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141