

RENESAS Gate Driver

RAJ2930004AGM Datasheet

Gate Driver IC for IGBTs and SiC MOSFETs

1. Description

The RAJ2930004AGM is a gate driver IC for IGBT and SiC MOSFET gate-drive in high voltage inverter applications. Integrated 3750Vrms micro-isolators provide data transfer with high voltage isolation between the primary circuit (MCU side) and the secondary circuit (IGBT side). In addition, it boasts superior CMTI (Common Mode Transient Immunity) performance over 150 V/ns, providing reliable communication and increased noise immunity while meeting the high voltages and fast switching speeds required in inverter systems.

This device contains Gate drive circuit, Miller clamp circuit, and Soft turn-off circuit as well as several types of protection circuits such as Overcurrent detection.

Part Number	Package	Body Size
RAJ2930004AGM	SOP16	7.5mm x 10.3mm

2. Features

 \triangleright

- On-chip Micro Isolator (isolated circuit)
 - High voltage isolation: 3750Vrms, 1min
 - High CMTI (Common Mode Transient Immunity): over 150V/ns
- High output gate drive circuit
 - Gate drive output peak current (Source / Sink): 10A typ. / 10A typ.
 - On-chip active miller clamp
 - Soft turn-off function
- Various on-chip protection circuits
 - > Over current detection by DESAT (Desaturation Protection): 8.9V typ.
 - On-chip under voltage lockout circuit (UVLO)
 - VCC1 (5 V system): 4.1V typ.
 - VCC2 (15 V system): 10V typ.
 - > Fault Alarm outputs on FOB pin and the latched fault status can be reset by RSTB pin
- Operating temperature: 40 to 125 °C (Junction temperature: 150 °C max)
- AEC-Q100 Qualified (Grade 1)

3. <u>Applications</u>

- Traction inverters for EV/HEV in automotive applications
- DC-DC converters for EV/HEV in automotive applications
- On-board charger for EV in automotive applications
- Inverters and converters for industrial instruments, etc.

Note: The information contained in this document is the one that was obtained when the document was issued and may be subject to change.



Contents

RAJ2	930004AGM Datasheet	1
1.	Description	1
2.	Features	
3.	Applications	1
4.	Pin Configuration	
5.	Specification	
6	Functions	.25
6.1	Gate driver	.26
6.2	Active Miller clamp	
6.3	UVLO	.29
6.4	Desaturation protection (DESAT)	.30
6.5	Isolation	.31
6.6	Thermal shut down (TSD)	.32
6.7	Internal regulator, reference voltage	.33
7	Example of application diagram	.34
8	Package	.36
9	Revision history	.37



4. Pin Configuration



Figure 1 Pin assignment

Table 1	Pin	assignment and Functions
---------	-----	--------------------------

No.	Pin Name	I/O	Functions
1	N.C.	-	Non-Connection
2	DESAT	I	DESAT input
3	GND2	Р	Secondary side GND. Connect to IGBT Emitter
4	OUTH	0	Gate drive output (Positive)
5	VCC2	Р	Secondary power supply input (15 V typ.)
6	OUTL	0	Gate drive output (Negative)
7	CLAMP	I/O	Active Miller clamp input / output
8	VEE	Р	Negative power supply input. Connect to GND2 for Unipolar supply application.
9	GND1	Р	Primary side GND
10	INA	I	Non-inverted gate drive input
11	INB	I	Inverted gate drive input
12	RDY	0	Power-good output
13	FOB	0	Inverted fault output (L level output at error)
14	RSTB	Ι	Reset input. Apply a low pulse to reset fault (FOB) latch.
15	VCC1	Р	Primary side power supply input (5 V typ.)
16	N.C.	-	Non-Connection

5. Specification

Symbol	Parameter	MIN	MAX	Unit
VCC1	VCC1 – GND1	-0.3	6	V
VCC2	VCC2 – GND2	-0.3	36	V
VEE	VEE – GND2	-17.5	0.3	V
VMAX	VCC2 – VEE	-0.3	36	V
INA, INB, RSTB	DC	GND1-0.3	VCC1+0.3	V
DESAT	Reference to GND2	GND2-0.3	VCC2+0.3	V
OUTH, OUTL, CLAMP	DC	VEE-0.3	VCC2+0.3	V
I _{OUTH}	Peak source current	-15		A
Ioutl	Peak sink current		15	A
RDY, FOB		GND1-0.3	VCC1+0.3	V
IFOB, IRDY	FOB, and RDY pin input current		20	mA
TJ	Junction temperature range	-40	150	°C
Tstg	Storage temperature range	-55	150	°C
VCC1SR1	Slew rate of VCC1 for no destruction		20	V/us
VCC2SR1	Slew rate of VCC2 for no destruction		20	V/us
VEESR1	Slew rate of VEE for no destruction	-20		V/us

Table 2 Absolute Maximum Ratings



Table 3 ESD R	atings
O an all the an) ()

Symbol	Parameter	Conditions	VALUE	Unit
V(ESD)	Electrostatic	Human body model (HBM), per AEC Q100-002	±2000	V
	discharge	Charged device model (CDM), per AEC Q100-011	\pm 750(Corner Pins) \pm 500(Other Pins)	V

Table 4 Recommended Operating Conditions

Recommended operating conditions unless otherwise noted.

Symbol	Parameter	MIN	MAX	Unit
VCC1	VCC1 – GND1	4.5	5.5	V
VCC2	VCC2 – GND2	12.5	33	V
VMAX	VCC2 – VEE	12.5	33	V
VEE	VEE – GND2	-16.5	0	V
INA, INB,	Reference to GND1, High level input voltage	0.7×VCC1	VCC1	V
RSTB	Reference to GND1, Low level input voltage	0	0.3×VCC1	V
T _A	Ambient Temperature	-40	125	°C
TJ	Junction temperature	-40	150	°C
VCC1SR2	Slew rate of VCC1 for no change parameters		0.5	V/us
VCC2SR2	Slew rate of VCC2 for no change parameters		0.5	V/us
VEESR2	Slew rate of VEE for no change parameters	-0.5		V/us



Table 5 Thermal Information

Symbol	Parameter	VALUE	Unit
$R_{\theta JA}^{(1)(4)}$	Junction-to-ambient thermal resistance	64.9	°C/W
$R_{\theta JC(top)}^{(3)(4)}$	Junction-to-case (top) thermal resistance	27.8	°C/W
$R_{\theta JB}^{(2)(4)}$	Junction-to-board thermal resistance	33.4	°C/W
Ψ _{JT} ⁽¹⁾⁽⁴⁾	Junction-to-top characterization parameter	9.4	°C/W
$\psi_{JB}{}^{(1)(4)}$	Junction-to-board characterization parameter	31.8	°C/W

(1) $R_{\theta JA}, \psi_{JT}, \psi_{JB}$: Based on JESD51-2 environment, JESD51-7 test board (4 layer board)

(2) $R_{\mbox{\tiny \thetaJB}}$: Based on JESD51-8 environment

(3) $R_{\mbox{\scriptsize BJC(top)}}$: Based on Mil Std 883 Method 1012.1 described in JESD51-12

(4) These thermal parameters were obtained by simulation and these figures are reference values.

VALUE Symbol Parameter Conditions Unit Maximum power \mathbf{P}_{D} 1926 mW dissipation (both sides) VCC1 = 5V, VCC2-GND2 = 20V, GND2-VEE = 5V, INA/INB = 5V, Maximum power \mathbf{P}_{D1} 20 mW dissipation by transmitter side 150kHz, 50% Duty Cycle for 10nF load, Ta=25°C, Tj=150°C Maximum power P_{D2} 1906 mW dissipation by receiver side

Table 6 Power Ratings



Symbol	Parameter	Conditions	VALUE	Unit
V _{iso} ⁽¹⁾	Withstand isolation voltage	VTEST = VISO = 3750 VRMS, t = 60 s (qualification); VTEST = 1.2 x VISO = 4500 VRMS, t = 1 s (100% production)	3750	V _{RMS}
V _{IOWM} ⁽²⁾	Maximum isolation working	AC voltage (sine wave) Time dependent dielectric breakdown (TDDB) test	970	V _{RMS}
	voltage	DC voltage	1375	V _{DC}
R _{io} ⁽²⁾	Insulation resistance, input to output	V _{IO} = 500 V, T _S = 150°C	≥ 10 ⁹	Ω

Table 7 Insulation Specifications

(1) Refer to UL 1577

(2) Refer to DIN V VDE V 0884-11 (VDE V 0884-11):2017-01

Symbol	Parameter	Conditions	MIN	TYP	MAX	Unit
Is	Safety input, output, or supply current	R0JA =64.9°C/W, VCC2 = 15V, VEE=-5V, TJ = 150°C, TA = 25°C			96	mA
		R0JA =64.9°C/W, VCC2 = 20V, VEE=-5V, TJ = 150°C, TA = 25°C			77	mA
Ps	Safety input, output, or total power	R0JA =64.9°C/W, VCC2 = 20V, VEE=-5V, TJ = 150°C, TA = 25°C			1926	mW
Ts	Safety temperature				150	°C

Table 8 Safety Limiting Values



For electrical characteristics, the external circuit of the gate driver is shown in Figure 2. RON=ROFF=0ohm and CL=100pF unless otherwise noted.



Figure 2 The external circuit of the gate driver

Table 9 Electrical Characteristics (1/5)

Symbol	Parameter	Conditions	MIN	TYP	MAX	Unit
V _{VCC1_ON}			3.9	4.2	4.5	V
V _{VCC1_OFF}	VCC1–GND1		3.8	4.1	4.4	V
V _{VCC1_HYS}				0.1		V
t _{VCC1+ to} OUT	VCC1 UVLO on delay to output high	INA = VCC1, INB = GND1	15	30	60	μs
t _{VCC1- to} OUT	VCC1 UVLO off delay to output low	VCC1>3.6V	5	10	25	μs
t _{VCC1+ to RDY}	VCC1 UVLO on delay to RDY high	RSTB = VCC1	15	30	60	μs
t _{VCC1- to RDY}	VCC1 UVLO off delay to RDY low		5	10	25	μs



Table 9 Electrical Characteristics (2/5)

Symbol	Parameter	Conditions	MIN	TYP	MAX	Unit		
VCC2 UVLO THRESHOLD AND DELAY								
V _{VCC2_ON}			10	11	12	V		
V _{VCC2_OFF}	VCC2–GND2		9	10	11	V		
V _{VCC2_HYS}				1.0		V		
t _{VCC2+ to} OUT	VCC2 UVLO on delay to output high	INA= VCC1, INB = GND1 SR of VCC2 = 10mV/us		10	20	μs		
t _{VCC2- to OUT}	VCC2 UVLO off delay to output low			5	15	μs		
t _{VCC2+ to} RDY	VCC2 UVLO on delay to RDY high	RSTB = FOB=High SR of VCC2 = 10mV/us		10	20	μs		
$t_{\rm VCC2-\ to\ RDY}$	VCC2 UVLO off delay to RDY low			10	20	μs		
		VCC1, VCC2 QU	JIESCENT CUR	RENT		I		
I _{VCC1Q}	VCC1 quiescent	OUTH = High, fS = 0Hz	1.45	2	3.2	mA		
Voolig	current	OUTL = Low, fS = 0Hz	1.45	2	3.2	mA		
I _{VCC2Q}	VCC2 quiescent	OUTH = High, fS = 0Hz	2.0	4	5.9	mA		
	current	OUTL = Low, Fs = 0Hz	2.0	3.7	5.3	mA		
		LOGIC INPUTS	— INA, INB and	RSTB				
V _{INH}	Input high threshold	VCC1 = 5V	0.7×VCC1			V		
V _{INL}	Input low threshold	VCC1 = 5V			0.3×VCC1	V		
VINHYS	Input threshold hysteresis	VCC1 = 5V		0.12×VCC1		V		



Table 9 Electrical Characteristics (3/5)

Symbol	Parameter	Conditions	MIN	TYP	MAX	Unit
		LOGIC INPUTS -	INA, INB and R	STB		
R _{IND}	Input pins pull down resistance	INA = VCC1 RSTB = VCC1		55		kΩ
R _{INU}	Input pins pull up resistance	INB = GND1		55		kΩ
T _{INFIL}	INA, INB and RSTB deglitch (ON and OFF) filter time	fS = 50kHz	28	40	60	ns
T _{RSTFIL}	Deglitch filter time to reset FOB		1.0	-	8.0	us
		GATE DRI	VER STAGE			
I _{OUTH}	Peak source current	CL=0.18µF, fS=1kHz		-10		A
I _{OUTL}	Peak sink current			10		A
R _{OUTH}	Output pull-up resistance	IOUTH= -0.1A		2.5		Ω
R _{OUTL}	Output pull-down resistance	IOUTL = 0.1A		0.3		Ω



Table 9 Electrical Characteristics (4/5)

Symbol	Parameter	Conditions	MIN	TYP	MAX	Unit
		ACTIVE PU	JLLDOWN			
VOUTPD	Output active pull down on OUTL	IOUTL = 1A (IOUTL(typ)x0.1), VCC2=OPEN			2.5	V
		INTERNAL ACTIV	E MILLER CLAN	/IP		
V _{CLAMPTH}	Miller clamp threshold voltage	Reference to VEE	1.5	2	2.5	V
V _{CLAMP}	Output low clamp voltage	ICLAMP = 1A		VEE + 0.5		V
	Output low clamp current	CLAMP= 0 V, VEE = -2.5V		4		A
R _{CLAMP}	Miller clamp pull down resistance	ICLAMP = 0.2A		0.6		Ω
T _{DCLAMP}	Miller clamp ON delay time	CL = 1.8nF		15	50	ns
		SHORT CIRCL	JIT CLAMPING			
VCLP-OUTH	OUTH-VCC2	IOUTH = 500mA, tCLP = 10us		0.8	1.0	V
VCLP-OUTL	OUTL-VCC2	IOUTL = 500mA, tCLP = 10us		1.55	1.8	V
VCLP-CLAMP	CLAMP-VCC2	ICLAMP = 20mA, tCLP = 10us		0.9		V



Table 9 Electrical Characteristics (5/5)

Parameter	Conditions	MIN	TYP	MAX	Unit
	DESAT PF	ROTECTION			
Blanking capacitor charge current	V(DESAT) - GND2 = 2 V	350	500	650	μA
Blanking capacitor discharge current	V(DESAT) - GND2 = 6 V	9	14		mA
Detection Threshold		8.3	8.9	9.5	V
Leading edge blank time			200		ns
DESAT deglitch filter		50	140	230	ns
DESAT propagation delay to OUTL 90%		60	220	300	ns
DESAT to FOB low delay		60	400	1600	ns
	INTERNAL SC	OFT TURN-OFF	I	I	
Soft turn-off current on fault conditions	OUTL = VEE + 8 V	250	400	570	mA
	FOB AND RD	Y REPORTING			
VCC1 and VCC2 UVLO RDY low minimum holding time		0.20		1	ms
Output mute time on fault	Reset fault through RSTB	0.20		1	ms
Open drain low output voltage	IODON = 5mA			0.3	V
	COMMON MODE TR	RANSIENT IMMU	JNITY	L	1
Common-mode transient immunity		150			V/ns
	Blanking capacitor charge current Blanking capacitor discharge current Detection Threshold Leading edge blank time DESAT deglitch filter DESAT deglitch filter DESAT propagation delay to OUTL 90% DESAT to FOB low delay DESAT to FOB low delay VCC1 and VCC2 UVLO RDY low minimum holding time Output mute time on fault Open drain low output voltage	DESAT PFBlanking capacitor charge currentV(DESAT) - GND2 = 2 VBlanking capacitor discharge currentV(DESAT) - GND2 = 6 VDetection ThresholdInterferenceLeading edge blank timeInterferenceDESAT deglitch filterInterferenceDESAT propagation delay to OUTL 90%Internal SCDESAT to FOB low delayINTERNAL SCSoft turn-off current on fault conditionsOUTL = VEE + 8 VVCC1 and VCC2 UVLO RDY low minimum holding timeReset fault through RSTBOpen drain low output voltageIODON = 5mACommon-modeIODON = 5mA	DESAT PROTECTIONBlanking capacitor charge currentV(DESAT) - GND2 = 2 V350Blanking capacitor discharge currentV(DESAT) - GND2 = 6 V9Detection Threshold8.3Leading edge blank time8.3DESAT deglitch filter50DESAT propagation delay to OUTL 90%60DESAT to FOB low delay60DESAT to FOB low delay0UTL = VEE + 8 V250VCC1 and VCC2 UVLO RDY low minimum holding timeOUTL = VEE + 8 V250VCC1 and VCC2 UVLO RDY low minimum holding timeReset fault through RSTB0.20Open drain low output voltageIODON = 5mA0.20	DESAT PROTECTIONBlanking capacitor charge currentV(DESAT) - GND2 = 2 V350500Blanking capacitor discharge currentV(DESAT) - GND2 = 6 V914Detection Threshold8.38.9200Leading edge blank time200200200DESAT deglitch filter50140220DESAT deglitch filter60220200DESAT propagation delay 	DESAT PROTECTIONBlanking capacitor charge currentV(DESAT) - GND2 = 2 V 350 500 650 Blanking capacitor discharge currentV(DESAT) - GND2 = 6 V 9 14 14 Detection Threshold 8.3 8.9 9.5 Leading edge blank time 200 200 200 DESAT deglitch filter 50 140 230 DESAT propagation delay to OUTL 90% 60 400 1600 DESAT to FOB low delay $0UTL = VEE + 8$ V 250 400 570 FOB AND RDY REPORTINGVCC1 and VCC2 UVLO RDY low minimum holding timeReset fault through RSTB 0.20 1 Output mute time on faultReset fault through RSTB 0.20 1 Open drain low output voltageIODON = 5mA 0.20 0.3



Table 10 Switching Characteristics

VCC1=5V, VCC2-GND2=20V, GND2-VEE=0V, CL=100pF, -40°C <tj<150°c not<="" otherwise="" th="" unless=""><th>ed</th></tj<150°c>	ed

Symbol	Parameter	Conditions	MIN	TYP	MAX	Unit
t _{PDHL}	Propagation delay time – High to Low	CL = 100pF	30	70	140	ns
t _{PDLH}	Propagation delay time – Low to High	CL = 100pF	30	70	140	ns
PWD	Pulse width distortion t _{PDHL} – t _{PDLH}				30	ns
t _{sk-pp}	Part to Part skew	Rising or Falling Propagation Delay Difference due to process deviation			50	ns
t _r	Driver output rise time	CL = 10nF		33		ns
t _f	Driver output fall time	CL = 10nF		27		ns
f _{Smax}	Maximum switching frequency			1		MHz

Table 11 Thermal Shut Down Characteristic

Symbol	Parameter	Conditions	MIN	TYP	MAX	Unit
T _{TSD}	Thermal shut down temperature		150	175	200	°C
T _{TSDREC}	Thermal shut down recover temperature		120	150	180	°C
T _{TSDHYS}	Thermal shut down hysteresis temperature		15	25	35	°C



Typical Characteristics





Figure 5 VCC2 UVLO falling threshold



Figure 6 VCC2 UVLO rising threshold





Typical Characteristics (continued)



Figure 9 Peak output current High side



Figure 10 Peak output current Low side



Figure 11 Miller clamp threshold voltage

Output low clamp current

VCC2-VEE=15V



Figure 13 Output low clamp current

Ta [degC]

Figure 14 Miller clamp ON delay time

-40

-20

0 20 40 60

6

5

4

2

1

0

-60

ICLAMP [A] 3



Typical Characteristics (continued)



Figure 15 DESAT blanking capacitor charge current





Figure 17 DESAT detection Threshold





OUTL 90%



Typical Characteristics (continued)



Figure 21 DESAT to FOB low delay



Propagation delay time - Low to High





Figure 24 Propagation delay time - Low to High



Figure 26 Driver output fall time



			Supply			Inp	ut			0	utput	
#	State	VCC1	VCC2	VEE	Latched fault ⁽¹⁾	RSTB	INA	INB	RDY	FOB	OUTH/ OUTL	CLAMP
1	VCC1 UVLO	PD	PU	PU	Х	Х	Х	Х	Low	HiZ	Low	Low
2	VCC2 UVLO	PU	PD	PU	Х	Х	Х	Х	Low	HiZ	Low	Low
3	VCC2 Open	PU	Open	PU	х	Х	Х	Х	Low	HiZ	HiZ	HiZ
4	DESAT and TSD	PU	PU	PU	Yes	Х	Х	Х	HiZ	Low	Soft turn-off	Low
5	Reset	PU	PU	PU	No	Low	Х	Х	HiZ	HiZ	Low	Low
6		PU	PU	PU	No	High	Low	Х	HiZ	HiZ	Low	Low
7	Normal operation	PU	PU	PU	No	High	Х	High	HiZ	HiZ	Low	Low
8		PU	PU	PU	No	High	High	High	HiZ	HiZ	Low	Low
9		PU	PU	PU	No	High	High	Low	HiZ	HiZ	High	HiZ

Table 12 Function Table

(1) Latched fault is reset at rise edge of RSTB.

PU: Power Up (VCC1 ≥ 4.5 V, VCC2 ≥ 12 V); PD: Power Down (3.2V ≤ VCC1 ≤ 3.8 V, VCC2 ≤ 9 V); X:Irrelevant; HiZ: High Impedance

To drive the Power devices, the following methods are recommended (See Table 13):

- 1. Fix the INA to "L" and Use the INB to drive the Power device.
- 2. Fix the INB to "H" and Use the INA to drive the Power device.
- 3. Make the INA and INB in a opposite phases to drive the Power device.

Table 13	Recommended	drive	method
----------	-------------	-------	--------

#	INA	INB	OUTH / OUTL	Power device State
1	L	Х	L	OFF
2	Х	Н	L	OFF
3	Н	L	Н	ON









Figure 28 VCC2 UVLO Protection Timing Diagram





Figure 29 Timing diagram of DESAT Protection with Soft Turn-OFF During Turn-on Transition





Figure 30 Timing diagram of DESAT Protection with Soft Turn-OFF While Power Device is ON





Figure 31 Timing Diagram of Active Miller Clamp



Figure 32 Timing diagram of Propagation delay time





Figure 33 Timing diagram of ON Deglitch Filter



Figure 34 Timing diagram of OFF Deglitch Filter





Figure 35 Timing diagram of Power up Sequence







6 Functions

The internal block of the RAJ2930004AGM is shown in Figure 37



Figure 37 Internal block diagram



6.1 Gate driver

6.1.1 Features

- The gate driver charges or discharges the IGBT gate pins.
- Gate drive output peak current (Source / Sink): 10A(Typ) / 10A(Typ)
- Since the high-side gate drive output pin OUTH and the low-side gate drive output pin OUTL are independent of each other, the slew rates of the rise and fall of the gate voltage can be separately adjusted using the external resistors (RGH and RGL)
- The soft turn-off is the feature to lower the gate voltage of the IGBT gradually and turn it off when any of the following abnormal states is detected on the secondary circuit: DESAT or TSD.
- Switching operation can be resumed by RSTB when the abnormal states that caused soft turn-off returns to normal.
- Active pulldown resistance can clamp the OUTL pin to VEE when VCC2 is open. (Figure 39)
- Short circuit clamping diodes can clamp the OUTH/OUTL/CLAMP pins to VCC2 + Vf when the short circuit event occur and the current input to the pins. (Figure 40)



6.1.2 Block diagram

Figure 38 Block diagram of gate driver





Figure 39 Block diagram of active pulldown







6.2 Active Miller clamp

6.2.1 Features

- The active Miller clamp is the feature to prevent the self-turn-on of the IGBT due to the coupling capacitance between the IGBT gate and collector.
- If the CLAMP pin voltage falls below VCLAMP (2.0 V typ.) while the input signal to turn off the IGBT is applied to the INA or INB pin, the IGBT gate is short-circuited to the VEE pin with low resistance.

6.2.2 Block diagram



Figure 41 Block diagram of active Miller clamp



6.3 UVLO

6.3.1 Features

- The primary circuit is equipped with a UVLO that detects a voltage drop of VCC1, and the UVLO turns off the IGBT (this is a normal turn-off operation different from a soft turn-off) when the VCC1 voltage drops below 4.1 V. At this time, the low level is output to the RDY pin of the primary circuit.
- The secondary circuit is equipped with a UVLO that detects the voltage drop of VCC2 and a UVLO that detects the voltage drop of VREG (output from 5 V regulator). The IGBT is turned off if the VCC2 voltage drops below 10 V or the VREG voltage drops below 4.1 V. At this time, the low level is output to the RDY pin of the primary circuit.

6.3.2 Block diagram



Figure 42 Block diagram of UVLO on primary chip



Figure 43 Block diagram of UVLO on secondary chip



6.4 Desaturation protection (DESAT)

6.4.1 Features

- This feature turns off the output from the gate driver if the over current detection by DESAT.
- The IGBT is soft turned-off if the voltage applied to the DESAT pin rises beyond the threshold voltage 8.9V +/- 6.7% when the IGBT is in the on-state. At this time, the low level is output to the FOB pin of the primary circuit.

6.4.2 Block diagram



Figure 44 Block diagram of DESAT



6.5 Isolation

6.5.1 Features

- On-chip Micro Isolator (isolated circuit)
- High voltage isolation: 3750VRMS, 1min
- High Common Mode Transient Immunity (CMTI): over 150kV/us

6.5.2 Block diagram



Figure 45 Block diagram of isolation



6.6 Thermal shut down (TSD)

6.6.1 Features

- This feature turns off the IGBT to prevent the damage on the IGBT due to malfunctioning of the IC when an extraordinary over heat (175 °C TYP) is detected in the IC (thermal shut down: TSD). Switching operation can be resumed by RSTB when IC's junction temperature is lower below the TSD recover temperature (typical hysteresis is 25 °C).
- Temperature sense diode is placed near the OUTH pin that tend to be heated in the IC. The IGBT is soft turned off if the temperature of the driver transistor in the IC exceeds a threshold value due to the over load or the increased ambient temperature. At this time, the low level is output to the FOB pin of the primary circuit.

6.6.2 Block diagram



Figure 46 Block diagram of thermal shut down



6.7 Internal regulator, reference voltage

6.7.1 Features

- For primary chip, supply voltage of internal circuit is supplied from external pin.
- For secondary chip, supply voltage of internal circuit is supplied from on-chip 5 V regulator.

6.7.2 Block diagram



Figure 47 Block diagram of reference voltage on primary chip



Figure 48 Block diagram of internal regulator and reference voltage on secondary chip



7 Example of application diagram



Figure 49 Simplified application diagram for IGBT



Figure 50 Simplified application diagram for SiC MOSFET



Component	Specification
R21	5kohm / 5%
R22	5kohm / 5%
C24	0.1uF / 10%
C202	1uF / 10%
C204	100pF / 5%
R203	6.8kohm / 5%
RGL ⁽¹⁾	5.1ohm / 5%
RGH ⁽¹⁾	5.1ohm / 5%
D201	Fast Recovery Diode (RFN1LAM7S)

Table 14 Specifications of external components

(1) The type and unit price of the component (resistor RG) may differ depending on the specifications of the IGBT (Gate charge, Gate-emitter peak voltage, etc.). The rated power PG of the resistor RG connected to the IGBT can be calculated by Equations 1 and 2.

$$P_{\rm G} = I_{\rm G}^2 R \tag{1}$$

$$I_{\rm G} = f_{\rm C} \times (|+Q_g| + |-Q_g|)$$
(2)

fc: Switching Frequency $\label{eq:Qg} + Q_g : Charge \mbox{ amount from 0V to } + V_{GE} \\ - Q_g : Charge \mbox{ amount from } - V_{GE} \mbox{ to 0V}$



8 Package





9 Revision history

Revision	Date	Page	Changes
1.00	Jan.31.24		Initial release
1.10	Mar.19.24	5 Added VEE recommended operating condition	
		13	Added maximum switching frequency
1.20	May.10.24	35	Updated external components



Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
 Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan

www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/.