RENESAS

RA6T1 Group

Datasheet

R01DS0375EU0120 Rev.1.20 Mar 3, 2023

Leading performance 120-MHz Arm[®] Cortex[®]-M4 core, up to 512-KB of code flash memory, 64-KB SRAM, security and safety features, and advanced analog.

Features

Arm Cortex-M4 Core with Floating Point Unit (FPU)

- Armv7E-M architecture with DSP instruction set
- Maximum operating frequency: 120 MHz
- Support for 4-GB address space
- On-chip debugging system: JTAG, SWD, and ETM
- Boundary scan and Arm Memory Protection Unit (Arm MPU)
- Memory
 - Up to 512-KB code flash memory (40 MHz zero wait states)
 - 8-KB data flash memory (125,000 erase/write cycles)
 - 64-KB SRAM
 - Flash Cache (FCACHE)
 - Memory Protection Units (MPU)
 - Memory Mirror Function (MMF)128-bit unique ID

Connectivity

- Serial Communications Interface (SCI) with FIFO $\times\,7$
- Serial Peripheral Interface (SPI) $\times 2$
- I²C bus interface (IIC) × 2
- CAN module (CAN) $\times 1$
- IrDA interface

Analog

- 12-bit A/D Converter (ADC12) with 3 sample-and-hold circuits each \times 2
- 12-bit D/A Converter (DAC12) × 2
- High-Speed Analog Comparator (ACMPHS) \times 6
- Programmable Gain Amplifier (PGA) × 6
- Temperature Sensor (TSN)

Timers

- General PWM Timer 32-bit Enhanced High Resolution (GPT32EH) × 4
- General PWM Timer 32-bit Enhanced (GPT32E) × 4
- General PWM Timer 32-bit (GPT32) × 5
- Low Power Asynchronous General-Purpose Timer (AGT) \times 2
- Watchdog Timer (WDT)

Safety

- SRAM parity error check
- · Flash area protection
- ADC self-diagnosis function
- Clock Frequency Accuracy Measurement Circuit (CAC)
- Cyclic Redundancy Check (CRC) calculator
- Data Operation Circuit (DOC)
- Port Output Enable for GPT (POEG)
- Independent Watchdog Timer (IWDT)
- GPIO readback level detection
- Register write protection
- Main oscillator stop detection
- Illegal memory access

System and Power Management

- Low power modes
- Event Link Controller (ELC)
- DMA Controller (DMAC) × 8
 Data Transfer Controller (DTC)
- Data Transfer Controller (DTC)
 Key Interrupt Function (KINT)
- Rey Interrupt Function
 Power-on reset
- Low Voltage Detection (LVD) with voltage settings

Security and Encryption

- AES128/192/256
- 3DES/ARC4
- SHA1/SHA224/SHA256/MD5
- GHASH
- RSA/DSA/ECC
- True Random Number Generator (TRNG)

Multiple Clock Sources

- Main clock oscillator (MOSC) (8 to 24 MHz)
- Sub-clock oscillator (SOSC) (32.768 kHz)
- High-speed on-chip oscillator (HOCO) (16/18/20 MHz)
- Middle-speed on-chip oscillator (MOCO) (8 MHz)
- Low-speed on-chip oscillator (LOCO) (32.768 kHz)
- IWDT-dedicated on-chip oscillator (15 kHz)
- Clock trim function for HOCO/MOCO/LOCO
- Clock out support

General-Purpose I/O Ports

- Up to 76 input/output pins
 - Up to 9 CMOS input
 - Up to 67 CMOS input/output
 - Up to 14 input/output 5 V tolerant
 - Up to 13 high current (20 mA)

Operating Voltage

• VCC: 2.7 to 3.6 V

Operating Temperature and Packages

- $Ta = -40^{\circ}C$ to $+105^{\circ}C$
- 100-pin LQFP (14 mm × 14 mm, 0.5 mm pitch)
- 64-pin LQFP (10 mm × 10 mm, 0.5 mm pitch)

Datasheet

1. Overview

The MCU integrates multiple series of software- and pin-compatible Arm[®]-based 32-bit cores that share a common set of Renesas peripherals to facilitate design scalability and efficient platform-based product development.

The MCU in this series incorporates a high-performance Arm Cortex[®]-M4 core running up to 120 MHz with the following features:

- Up to 512-KB code flash memory
- 64-KB SRAM
- Security and safety features
- 12-bit A/D Converter (ADC12)
- 12-bit D/A Converter (DAC12)
- Analog peripherals.

1.1 Function Outline

Table 1.1 Arm core

Feature	Functional description
Arm Cortex-M4 core	 Maximum operating frequency: up to 120 MHz Arm Cortex-M4 core: Revision: r0p1-01rel0 Armv7E-M architecture profile Single precision floating-point unit compliant with the ANSI/IEEE Std 754-2008. Arm Memory Protection Unit (Arm MPU): Armv7 Protected Memory System Architecture 8 protect regions. SysTick timer: Driven by SYSTICCLK (LOCO) or ICLK.

Table 1.2 Memory

Feature	Functional description
Code flash memory	Up to 512-KB code flash memory. See section 41, Flash Memory in User's Manual.
Data flash memory	8-KB data flash memory. See section 41, Flash Memory in User's Manual.
Memory Mirror Function (MMF)	The Memory Mirror Function (MMF) can be configured to mirror the target application image load address in code flash memory to the application image link address in the 23-bit unused memory space (memory mirror space addresses). Your application code is developed and linked to run from this MMF destination address. Your application code does not need to know the load location where it is stored in code flash memory. See section 5, Memory Mirror Function (MMF) in User's Manual.
Option-setting memory	The option-setting memory determines the state of the MCU after a reset. See section 7, Option-Setting Memory in User's Manual.
SRAM	On-chip high-speed SRAM. See section 40, SRAM in User's Manual.

Table 1.3 System (1 of 3)

Feature	Functional description
Operating modes	Two operating modes:Single-chip modeSCI boot mode.See section 3, Operating Modes in User's Manual.



Feature	Functional description
Resets	 14 resets: RES pin reset Power-on reset Voltage monitor 0 reset Voltage monitor 1 reset Voltage monitor 2 reset Independent watchdog timer reset Watchdog timer reset Deep Software Standby reset SRAM parity error reset Bus master MPU error reset Bus slave MPU error reset Stack pointer error reset Software reset. See section 6, Resets in User's Manual.
Low Voltage Detection (LVD)	The Low Voltage Detection (LVD) function monitors the voltage level input to the VCC pin, and the detection level can be selected using a software program. See section 8, Low Voltage Detection (LVD) in User's Manual.
Clocks	 Main clock oscillator (MOSC) Sub-clock oscillator (SOSC) High-speed on-chip oscillator (HOCO) Middle-speed on-chip oscillator (MOCO) Low-speed on-chip oscillator (LOCO) PLL frequency synthesizer IDWT-dedicated on-chip oscillator Clock out support. See section 9, Clock Generation Circuit in User's Manual.
Clock Frequency Accuracy Measurement Circuit (CAC)	 The Clock Frequency Accuracy Measurement Circuit (CAC) counts pulses of the clock to be measured (measurement target clock) within the time generated by the clock to be used as a measurement reference (measurement reference clock), and determines the accuracy depending on whether the number of pulses is within the allowable range. When measurement is complete or the number of pulses within the time generated by the measurement reference clock is not within the allowable range, an interrupt request is generated. See section 10, Clock Frequency Accuracy Measurement Circuit (CAC) in User's Manual.
Interrupt Controller Unit (ICU)	The Interrupt Controller Unit (ICU) controls which event signals are linked to the NVIC/DTC module and DMAC module. The ICU also controls NMI interrupts. See section 13, Interrupt Controller Unit (ICU) in User's Manual.
Key Interrupt Function (KINT)	A key interrupt can be generated by setting the Key Return Mode Register (KRM) and inputting a rising or falling edge to the key interrupt input pins. See section 20, Key Interrupt Function (KINT) in User's Manual.
Low power modes	Power consumption can be reduced in multiple ways, such as by setting clock dividers, stopping modules, selecting power control mode in normal operation, and transitioning to low power modes. See section 11, Low Power Modes in User's Manual.
Register write protection	The register write protection function protects important registers from being overwritten because of software errors. See section 12, Register Write Protection in User's Manual.
Memory Protection Unit (MPU)	Four Memory Protection Units (MPUs) and a CPU stack pointer monitor function are provided for memory protection. See section 15, Memory Protection Unit (MPU) in User's Manual.
Watchdog Timer (WDT)	The Watchdog Timer (WDT) is a 14-bit down-counter that can be used to reset the MCU when the counter underflows because the system has run out of control and is unable to refresh the WDT. In addition, a non-maskable interrupt or interrupt can be generated by an underflow. A refresh-permitted period can be set to refresh the counter and used as the condition for detecting when the system runs out of control. See section 25, Watchdog Timer (WDT) in User's Manual.



Feature	Functional description
Independent Watchdog Timer (IWDT)	The Independent Watchdog Timer (IWDT) consists of a 14-bit down-counter that must be serviced periodically to prevent counter underflow. The IWDT provides functionality to reset the MCU or to generate a non-maskable interrupt or interrupt for a timer underflow. Because the timer operates with an independent, dedicated clock source, it is particularly useful in returning the MCU to a known state as a fail-safe mechanism when the system runs out of control. The IWDT can be triggered automatically on a reset, underflow, or refresh error, or by a refresh of the count value in the registers. See section 26, Independent Watchdog Timer (IWDT) in User's Manual.

Table 1.3 System (3 of 3)

Table 1.4 Event link

Feature	Functional description
Event Link Controller (ELC)	The Event Link Controller (ELC) uses the interrupt requests generated by various peripheral modules as event signals to connect them to different modules, enabling direct interaction between the modules without CPU intervention. See section 18, Event Link Controller (ELC) in User's Manual.

Table 1.5Direct memory access

Feature	Functional description
Data Transfer Controller (DTC)	A Data Transfer Controller (DTC) module is provided for transferring data when activated by an interrupt request. See section 17, Data Transfer Controller (DTC) in User's Manual.
DMA Controller (DMAC)	An 8-channel DMA Controller (DMAC) module is provided for transferring data without the CPU. When a DMA transfer request is generated, the DMAC transfers data stored at the transfer source address to the transfer destination address. See section 16, DMA Controller (DMAC) in User's Manual.

Table 1.6 Timers

Feature	Functional description
General PWM Timer (GPT)	The General PWM Timer (GPT) is a 32-bit timer with 13 channels. PWM waveforms can be generated by controlling the up-counter, down-counter, or up- and down-counter. In addition, PWM waveforms can be generated for controlling brushless DC motors. The GPT can also be used as a general-purpose timer. See section 22, General PWM Timer (GPT) in User's Manual.
Port Output Enable for GPT (POEG)	Use the Port Output Enable for GPT (POEG) function to place the General PWM Timer (GPT) output pins in the output disable state. See section 21, Port Output Enable for GPT (POEG) in User's Manual.
Low Power Asynchronous General- Purpose Timer (AGT)	The Low Power Asynchronous General-Purpose Timer (AGT) is a 16-bit timer that can be used for pulse output, external pulse width or period measurement, and counting of external events. This 16-bit timer consists of a reload register and a down-counter. The reload register and the down-counter are allocated to the same address, and can be accessed with the AGT register. See section 24, Low Power Asynchronous General-Purpose Timer (AGT) in User's Manual.



Feature	Functional description
Serial Communications Interface (SCI)	 The Serial Communications Interface (SCI) is configurable to five asynchronous and synchronous serial interfaces: Asynchronous interfaces (UART and Asynchronous Communications Interface Adapter (ACIA)) 8-bit clock synchronous interface Simple IIC (master-only) Simple SPI Smart card interface. The smart card interface complies with the ISO/IEC 7816-3 standard for electronic signals and transmission protocol. Each SCI has FIFO buffers to enable continuous and full-duplex communication, and the data transfer speed can be configured independently using an on-chip baud rate generator. See section 27, Serial Communications Interface (SCI) in User's Manual.
IrDA Interface (IrDA)	The IrDA interface sends and receives IrDA data communication waveforms in cooperation with the SCI1 based on the IrDA (Infrared Data Association) standard 1.0. See section 28, IrDA Interface in User's Manual.
I ² C bus interface (IIC)	The 2-channel I ² C bus interface (IIC) conforms with and provides a subset of the NXP I ² C (Inter-Integrated Circuit) bus interface functions. See section 29, I ² C Bus Interface (IIC) in User's Manual.
Serial Peripheral Interface (SPI)	Two independent Serial Peripheral Interface (SPI) channels are capable of high-speed, full- duplex synchronous serial communications with multiple processors and peripheral devices. See section 31, Serial Peripheral Interface (SPI) in User's Manual.
Controller Area Network (CAN) module	The Controller Area Network (CAN) module provides functionality to receive and transmit data using a message-based protocol between multiple slaves and masters in electromagnetically- noisy applications. The CAN module complies with the ISO 11898-1 (CAN 2.0A/CAN 2.0B) standard and supports up to 32 mailboxes, which can be configured for transmission or reception in normal mailbox and FIFO modes. Both standard (11-bit) and extended (29-bit) messaging formats are supported. See section 30, Controller Area Network (CAN) Module in User's Manual.

Table 1.8 Analog

Feature	Functional description
12-bit A/D Converter (ADC12)	Two units of successive approximation 12-bit A/D Converter (ADC12) are provided. Analog input channels are selectable up to 11 in unit 0 and up to 8 in unit 1. Each 2 analog inputs of unit 0 and 1 are assigned to same port (AN005/AN105, AN006/AN106), up to 17 ports are available as analog input. The temperature sensor output and an internal reference voltage are selectable for conversion of each unit 0 and 1. The A/D conversion accuracy is selectable from 12-bit, 10-bit, and 8-bit conversion, making it possible to optimize the tradeoff between speed and resolution in generating a digital value. See section 35, 12-Bit A/D Converter (ADC12) in User's Manual.
12-bit D/A Converter (DAC12)	A 12-bit D/A Converter (DAC12) converts data and includes an output amplifier. See section 36, 12-Bit D/A Converter (DAC12) in User's Manual.
Temperature Sensor (TSN)	The on-chip Temperature Sensor (TSN) can determine and monitor the die temperature for reliable operation of the device. The sensor outputs a voltage directly proportional to the die temperature, and the relationship between the die temperature and the output voltage is linear. The output voltage is provided to the ADC12 for conversion and can also be used by the end application. See section 37, Temperature Sensor (TSN) in User's Manual.
High-Speed Analog Comparator (ACMPHS)	The High-Speed Analog Comparator (ACMPHS) compares a test voltage with a reference voltage and provides a digital output based on the conversion result. Both the test and reference voltages can be provided to the comparator from internal sources such as the DAC12 output and internal reference voltage, and an external source with or without an internal PGA. Such flexibility is useful in applications that require go/no-go comparisons to be performed between analog signals without necessarily requiring A/D conversion. See section 38, High-Speed Analog Comparator (ACMPHS) in User's Manual.



Feature	Functional description
Cyclic Redundancy Check (CRC) calculator	The Cyclic Redundancy Check (CRC) calculator generates CRC codes to detect errors in the data. The bit order of CRC calculation results can be switched for LSB-first or MSB-first communication. Additionally, various CRC-generating polynomials are available. The snoop function allows monitoring reads from and writes to specific addresses. This function is useful in applications that require CRC code to be generated automatically in certain events, such as monitoring writes to the serial transmit buffer and reads from the serial receive buffer. See section 32, Cyclic Redundancy Check (CRC) Calculator in User's Manual.
Data Operation Circuit (DOC)	The Data Operation Circuit (DOC) compares, adds, and subtracts 16-bit data. See section 39, Data Operation Circuit (DOC) in User's Manual.

Table 1.10 Security

Feature	Functional description
Secure Crypto Engine 7 (SCE7)	 Security algorithms: Symmetric algorithms: AES, 3DES, and ARC4 Asymmetric algorithms: RSA, DSA, and ECC. Other support features: TRNG (True Random Number Generator) Hash-value generation: SHA1, SHA224, SHA256, GHASH, and MD5 128-bit unique ID.

Table 1.11 I/O ports

Feature	Functional description
I/O ports	 I/O ports for the 100-pin LQFP I/O pins: 67 Input pins: 9 Pull-Up resistors: 68 N-ch open-drain outputs: 67 5-V tolerance: 14 I/O ports for the 64-pin LQFP I/O pins: 35 Input pins: 5 Pull-Up resistors: 36 N-ch open-drain outputs: 35 5-V tolerance: 9



1.2 Block Diagram

Figure 1.1 shows a block diagram of the MCU superset, some individual devices within the group have a subset of the features.



Figure 1.1 Block diagram



1.3 Part Numbering

Figure 1.2 shows the product part number information, including memory capacity and package type. Table 1.12 shows a list of products.





Table 1.12 Product list

Product part number	Package code	Code flash	Data flash	SRAM	Operating temperature
R7FA6T1AD3CFP	PLQP0100KB-B	512 KB	8 KB	64 KB	-40 to +105°C
R7FA6T1AB3CFP	PLQP0100KB-B	256 KB			-40 to +105°C
R7FA6T1AD3CFM	PLQP0064KB-C	512 KB			-40 to +105°C
R7FA6T1AB3CFM	PLQP0064KB-C	256 KB	-		-40 to +105°C



1.4 Function Comparison

Table 1.13	Functional comparison
------------	-----------------------

		Part numbers									
Function		R7FA6T1AD3CFP	R7FA6T1AB3CFP	R7FA6T1AD3CFM	R7FA6T1AB3CFM						
Pin count		1	00		64						
Package				LQFP							
Code flash memo	ry	512 KB 256 KB 512 KB 25									
Data flash memor	У			8 KB							
SRAM		64 KB									
	Parity	64 KB									
System	CPU clock	120 MHz									
	Backup registers		512 Bytes								
	ICU	Yes									
	KINT		8								
Event link	ELC			Yes							
DMA	DTC			Yes							
	DMAC			8							
Timers	GPT32EH			4							
	GPT32E		4		3						
	GPT32	5 4									
	AGT			2							
	WDT/IWDT			Yes							
Communication	SCI	7									
	IIC	2									
	SPI	2									
	CAN		1								
Analog	ADC12	Un	t0: 11 it1: 8 annel pin: 2* ¹	Shared	Unit0: 7 Unit1: 3 Shared channel pin: 2*1						
	3ch-S/H	Unit0: Unit1:	1 (3ch) 1 (3ch)	Unit0: 1 (3ch)							
	PGA		it0: 3 it1: 3	Unit0: 3							
	DAC12			2							
	ACMPHS	6									
	TSN	Yes									
Data processing	CRC			Yes							
	DOC			Yes							
Security				SCE7							
I/O Ports	I/O Pins		67		35						
	Input pins		9	5							
	Pull-up resistors		68	36							
	open-drain outputs		67		35						
	5-V tolerance		14		9						

Note 1. Some input channels of the ADC units are sharing same port pin.



1.5 Pin Functions

Table 1.14Pin functions (1 of 3)

Function	Signal	I/O	Description
Power supply	VCC	Input	Power supply pin. This is used as the digital power supply for the respective modules and internal voltage regulator, and used to monitor the voltage of the POR/LVD. Connect this pin to the system power supply. Connect it to VSS by a $0.1-\mu$ F capacitor. Place the capacitor close to the pin.
	VCL0	Input	Connect this pin to VSS through a 0.1-µF smoothing capacitor used to
	VCL	Input	stabilize the internal power supply. Place the capacitor close to the pin.
	VSS	Input	Ground pin. Connect to the system power supply (0 V).
Clock	XTAL	Output	Pins for a crystal resonator. An external clock signal can be input through the
	EXTAL	Input	EXTAL pin.
	XCIN	Input	Input/output pins for the sub-clock oscillator. Connect a crystal resonator
	XCOUT	Output	between XCOUT and XCIN.
	CLKOUT	Output	Clock output pin
Operating mode control	MD	Input	Pin for setting the operating mode. The signal level on this pin must not be changed during operation mode transition on release from the reset state.
System control	RES	Input	Reset signal input pin. The MCU enters the reset state when this signal goes low.
CAC	CACREF	Input	Measurement reference clock input pin
Interrupt	NMI	Input	Non-maskable interrupt request pin
	IRQ0 to IRQ13	Input	Maskable interrupt request pins
KINT	KR00 to KR07	Input	A key interrupt can be generated by inputting a falling edge to the key interrupt input pins
On-chip emulator	TMS	I/O	On-chip emulator or boundary scan pins
	TDI	Input	
	ТСК	Input	
	TDO	Output	
	TCLK	Output	This pin outputs the clock for synchronization with the trace data
	TDATA0 to TDATA3	Output	Trace data output
	SWDIO	I/O	Serial wire debug data input/output pin
	SWCLK	Input	Serial wire clock pin
	SWO	Output	Serial wire trace output pin
GPT	GTETRGA, GTETRGB, GTETRGC, GTETRGD	Input	External trigger input pins
	GTIOC0A to GTIOC12A, GTIOC0B to GTIOC12B	I/O	Input capture, output compare, or PWM output pins
	GTIU	Input	Hall sensor input pin U
	GTIV	Input	Hall sensor input pin V
	GTIW	Input	Hall sensor input pin W
	GTOUUP	Output	3-phase PWM output for BLDC motor control (positive U phase)
	GTOULO	Output	3-phase PWM output for BLDC motor control (negative U phase)
	GTOVUP	Output	3-phase PWM output for BLDC motor control (positive V phase)
	GTOVLO	Output	3-phase PWM output for BLDC motor control (negative V phase)
	GTOWUP	Output	3-phase PWM output for BLDC motor control (positive W phase)
	GTOWLO	Output	3-phase PWM output for BLDC motor control (negative W phase)
AGT	AGTEE0, AGTEE1	Input	External event input enable signals
	AGTIO0, AGTIO1	I/O	External event input and pulse output pins
	AGTO0, AGTO1	Output	Pulse output pins
	AGTOA0, AGTOA1	Output	Output compare match A output pins
	AGTOB0, AGTOB1	Output	Output compare match B output pins



Function	Signal	I/O	Description				
SCI	SCK0 to SCK4, SCK8, SCK9	I/O	Input/output pins for the clock (clock synchronous mode)				
	RXD0 to RXD4, RXD8, RXD9	Input	Input pins for received data (asynchronous mode/clock synchronous mode)				
	TXD0 to TXD4, TXD8, TXD9	Output	Output pins for transmitted data (asynchronous mode/clock synchronous mode)				
	CTS0_RTS0 to CTS4_RTS4, CTS8_RTS8, CTS9_RTS9	I/O	Input/output pins for controlling the start of transmission and reception (asynchronous mode/clock synchronous mode), active-low				
	SCL0 to SCL4, SCL8, SCL9	I/O	Input/output pins for the IIC clock (simple IIC mode)				
	SDA0 to SDA4, SDA8, SDA9	I/O	Input/output pins for the IIC data (simple IIC mode)				
	SCK0 to SCK4, SCK8, SCK9	I/O	Input/output pins for the clock (simple SPI mode)				
	MISO0 to MISO4, MISO8, MISO9	I/O	Input/output pins for slave transmission of data (simple SPI mode)				
	MOSI0 to MOSI4, MOSI8, MOSI9	I/O	Input/output pins for master transmission of data (simple SPI mode)				
	SS0 to SS4, SS8, SS9	Input	Chip-select input pins (simple SPI mode), active-low				
IIC	SCL0, SCL1	I/O	Input/output pins for the clock				
	SDA0, SDA1	I/O	Input/output pins for data				
SPI	RSPCKA, RSPCKB	I/O	Clock input/output pin				
	MOSIA, MOSIB	I/O	Input or output pins for data output from the master				
	MISOA, MISOB	I/O	Input or output pins for data output from the slave				
	SSLA0, SSLB0	I/O	Input or output pin for slave selection				
	SSLA1 to SSLA3, SSLB1 to SSLB3	Output	Output pins for slave selection				
CAN	CRX0	Input	Receive data				
	CTX0	Output	Transmit data				
Analog power supply	AVCC0	Input	Analog voltage supply pin. This is used as the analog power supply for the respective modules. Supply this pin with the same voltage as the VCC provide the same voltage as the voltage as the voltage as the VCC provide the same voltage as the voltage				
	AVSS0	Input	Analog ground pin. This is used as the analog ground for the respective modules. Supply this pin with the same voltage as the VSS pin.				
	VREFH0	Input	Analog reference voltage supply pin for the ADC12 (unit 0). Connect this pin to VCC when not using the ADC12 (unit 0) and sample-and-hold circuit for AN000 to AN002.				
	VREFL0	Input	Analog reference ground pin for the ADC12. Connect this pin to VSS when not using the ADC12 (unit 0) and sample-and-hold circuit for AN000 to AN002				
	VREFH	Input	Analog reference voltage supply pin for the ADC12 (unit 1) and D/A Converter. Connect this pin to VCC when not using the ADC12 (unit 1), sample-and-hold circuit for AN100 to AN102, and D/A Converter.				
	VREFL	Input	Analog reference ground pin for the ADC12 and D/A Converter. Connect this pin to VSS when not using the ADC12 (unit 1), sample-and-hold circuit for AN100 to AN102, and D/A Converter.				
ADC12	AN000 to AN003, AN005 to AN007, AN016 to AN018, AN020	Input	Input pins for the analog signals to be processed by the ADC12. AN005 & AN105 and AN006 & AN106 are assigned to same port pin				
	AN100 to AN102, AN105 to AN107, AN116, AN117	Input					
	ADTRG0	Input	Input pins for the external trigger signals that start the A/D conversion				
	ADTRG1	Input					
	PGAVSS000, PGAVSS100	Input	Pseudo-differential input pins				

Table 1.14 Pin functions (2 of 3)



Function	Signal	I/O	Description
DAC12	DA0, DA1	Output	Output pins for the analog signals processed by the D/A converte
ACMPHS	VCOUT	Output	Comparator output pin
	IVREF0 to IVREF3	Input	Reference voltage input pins for comparator
	IVCMP0 to IVCMP3	Input	Analog voltage input pins for comparator
I/O ports	P000 to P007	Input	General-purpose input pins
	P008, P014, P015	I/O	General-purpose input/output pins
	P100 to P115	I/O	General-purpose input/output pins
	P200	Input	General-purpose input pin
	P201, P205 to P214	I/O	General-purpose input/output pins
	P300 to P307	I/O	General-purpose input/output pins
	P400 to P415	I/O	General-purpose input/output pins
	P500 to P504, P508	I/O	General-purpose input/output pins
	P600 to P602, P608 to P610	I/O	General-purpose input/output pins
	P708	I/O	General-purpose input/output pin

Table 1.14Pin functions (3 of 3)



1.6 Pin Assignments

Figure 1.3 and Figure 1.4 show the pin assignments.



Figure 1.3 Pin assignment for 100-pin LQFP (top view)

Note 1. This pin should be left floating.





Figure 1.4 Pin assignment for 64-pin LQFP (top view)

Note 1. This pin should be left floating.



1.7 Pin Lists

in nun	nber															
					Timers	1			Com	mur	nication inter	faces			Analog	-
LQFP100	LQFP64	Power, System, Clock, Debug, CAC	Interrupt		AGT		GPT	GРТ		CAN	SCI0,2,4,8 (30 MHz)	SCI1,3,9 (30 MHz)		SPI		AUCIZ
	1 2	-	IRQ0 IRQ5-DS	P400 P401	AGTIO1	- GTETRGA		GTIOC6A GTIOC6B	- CTX0		SCK4 CTS4_RTS4/S	-	SCL0_A SDA0_A	-	ADTRG1	-
						0121110/1		0110005			S4		00/10_/1			
	3	CACREF	IRQ4-DS	P402	AGTIO0/AGTI O1	-		-	CRX0		-	-	-	-	-	-
	-	-	-	P403	AGTIO0/AGTI	-		GTIOC3A	-		-	-	-	-	-	-
	-	-	-	P404	01 -	-		GTIOC3B	-		-	-	-	-	-	-
	-	-	-	P405	-	-		GTIOC1A	-		-	-	-	-	-	-
	-	- VCC	-	P406	-	-		GTIOC1B	-		-	-	-	-	-	-
	5	VCL0	-	-	-	-		-	-		-	-	-	-	-	-
	6	XCIN	-	-	-	-		-	-		-	-	-	-	-	-
	7 8	XCOUT VSS	-	-	-	-		-	-		-	-	-	-	-	-
	9	XTAL	IRQ2	P213	-	GTETRGC		GTIOC0A	-		-	TXD1/MOSI1/S	-	-	ADTRG1	-
	10	EXTAL	IRQ3	P212	AGTEE1	GTETRGD		GTIOC0B	-		-	DA1 RXD1/MISO1/S	-	-	-	-
	11	VCC	-	-	-	-		-	-		-	CL1 -	-	-	-	-
	-	CACREF	IRQ11	P708	-	-		-	-		-	RXD1/MISO1/S	-	SSLA3_B	-	-
	-	-	IRQ8	P415	-	-		GTIOC0A	-		-	CL1 -	-	SSLA2_B	-	-
	-		IRQ9	P414		-		GTIOC0B	-			-	-	SSLA1_B		-
	-	-	-	P413	-	GTOUUP		-	-		CTS0_RTS0/S S0	-	-	SSLA0_B	-	-
	-	-	-	P412	AGTEE1	GTOULO		-	-		SCK0	-	-	RSPCKA_B	-	-
	12	-	IRQ4	P411	AGTOA1	GTOVUP		GTIOC9A	-		DA0	CTS3_RTS3/S S3	-	MOSIA_B	-	-
	13	-	IRQ5	P410	AGTOB1	GTOVLO		GTIOC9B	-		RXD0/MISO0/S CL0		-	MISOA_B	-	-
	14	-	IRQ6	P409	-	GTOWUP		GTIOC10A	-		-	TXD3/MOSI3/S DA3	-	-	-	-
	15	-	IRQ7	P408	-	GTOWLO		GTIOC10B	-		-	RXD3/MISO3/S CL3	SCL0_B	-	-	-
	16	-	-	P407	AGTIO0	-		-	-		CTS4_RTS4/S S4	-	SDA0_B	-	ADTRG0	-
	17 18	VSS	-	-	-	-		-	-		-	-	-	-	-	-
	19	-	-	-	-	-		-	-		-	-	-	-	-	-
	20	VCC	-	-	-	-		-	-		-	-	-	-	-	-
	21 22	-	- IRQ0-DS	P207 P206	-	- GTIU		-	-		- RXD4/MISO4/S	-	- SDA1_A	-	-	-
	23	CLKOUT	IRQ1-DS	P205	AGTO1	GTIV		GTIOC4A	-		CL4	CTS9_RTS9/S		-	-	-
											DA4	S9 [—]	_			
	-	TCLK TDATA0	-	P214 P211	-	GTIU GTIV		-	-		-	-	-	-	-	-
	24	TDATA1	-	P210	-	GTIW		-	-		-	-	-	-	-	-
	-	TDATA2 TDATA3	-	P209 P208	-	GTOVUP GTOVLO		-	-		-	-	-	-	-	-
	- 25	RES	-	-	-	-		-	-		-	-	-	-	-	-
	26	MD	-	P201	-	-		-	-		-	-	-	-	-	-
	27	-	NMI	P200 P307	-	- GTOUUP		-	-		-	-	-	-	-	-
	-	-	-	P306	-	GTOULO		-	-		-	-	-	-	-	-
	-	-	IRQ8	P305	-	GTOWUP		-	-		-	-	-	-	-	-
	- 28	- VSS	IRQ9	P304 -	-	GTOWLO		GTIOC7A	-		-	-	-	-	-	-
	29	VCC	-	-	-	-		-	-		-	-	-	-	-	-
	-	-	-	P303	-	-		GTIOC7B	-		-	-	-	-	-	-
	30 31	-	IRQ5 IRQ6	P302 P301	- AGTIO0	GTOUUP		GTIOC4A GTIOC4B	-		TXD2/MOSI2/S DA2 RXD2/MISO2/S	- CTS9_RTS9/S	-	SSLB3_B SSLB2_B	-	
	32	- TCK/SWCLK	-	P300	-	GTOUUP		GTIOC0A_A	-		CL2	S9	-	SSLB1_B	-	-
	33	TMS/SWDIO	-	P108	-	GTOULO		GTIOC0B_A	-		-	CTS9_RTS9/S S9	-	SSLB0_B	-	-
	34	CLKOUT/TDO/ SWO		P109	-	GTOVUP		GTIOC1A_A	-		-	TXD9/MOSI9/S DA9		MOSIB_B	-	-
	35	TDI	IRQ3	P110	-	GTOVLO		GTIOC1B_A	-		S2 _	RXD9/MISO9/S CL9	-	MISOB_B	-	VCOUT
	36 37	-	IRQ4	P111 P112	-	-		GTIOC3A_A GTIOC3B_A	-		SCK2 TXD2/MOSI2/S	SCK9 SCK1	-	RSPCKB_B SSLB0_B	-	-
											DA2			50000_0		
	-	-	-	P113	-	-		GTIOC2A	<u> </u>		RXD2/MISO2/S CL2	-	-	-	-	-
	-	-	- -	P114 P115	-	-		GTIOC2B GTIOC4A	-		-	- -	-	- -	- -	-
				P608				GTIOC4R	I					<u> </u>		-



3 3	- - - - - - - - - - - - - - - - - - -	SSA 222	· · Interrupt	P609	Timers			Comm	unication inter	faces			Analog	
D - 1 - 2 3 3 3 4 4 5 - 6 -	- - 38 39	- - VCC	 Interrupt		16T									
1 - 2 3 3 3 4 4 5 - 6 -	39	- - VCC	-	P609	<u>م</u>	GPT	GPT		CAN SCI0,2,4,8 (30 MHz)	SCI1,3,9 (30 MHz)	2	SPI	ADC12	
2 2 2 -	39		-	1	-	-	GTIOC5A	-	-	-	-	-	-	-
i 2 i -	39			P610	-	-	GTIOC5B	-	-	-	-	-	-	-
4 4 5 - 6 -		VSS	-	-	-	-	-	-	-	-	-	-	-	-
5 - 5 -	40 - -		-	-	-	-	-	-	-	-	-	-	-	-
6 -	-	VCL	-	-	-	-	-	-	-	-	-	-	-	-
	-	-	-	P602	-	-	GTIOC7B	-	-	TXD9	-	-	-	-
· .		-	-	P601	-	-	GTIOC6A	-	-	RXD9	-	-	-	-
	-	CLKOUT/CAC REF	-	P600	-	-	GTIOC6B	-	-	SCK9	-	-	-	-
3 4	41	-	KR07	P107	AGTOA0	-	GTIOC8A	-	CTS8_RTS8/S S8	-	-	-	-	-
9 4	42	-	KR06	P106	AGTOB0	-	GTIOC8B	-	SCK8	-	-	SSLA3_A	-	-
0 4	43	-	IRQ0/KR05	P105	-	GTETRGA	GTIOC1A	-	TXD8/MOSI8/S DA8	-	-	SSLA2_A	-	-
1 4	44	-	IRQ1/KR04	P104	-	GTETRGB	GTIOC1B	-	RXD8/MISO8/S CL8	-	-	SSLA1_A	-	-
2 4	45	-	KR03	P103	-	GTOWUP	GTIOC2A_A	CTX0	CTS0_RTS0/S S0	-	-	SSLA0_A	-	-
3 4	46	-	KR02	P102	AGTO0	GTOWLO	GTIOC2B A	CRX0	SCK0	-	-	RSPCKA_A	ADTRG0	-
4	47	-	IRQ1/KR01	P101	AGTEE0	GTETRGB	GTIOC5A	-	TXD0/MOSI0/S DA0	CTS1_RTS1/S S1	SDA1_B	MOSIA_A	-	-
5 4	48	-	IRQ2/KR00	P100	AGTIO0	GTETRGA	GTIOC5B	-	RXD0/MISO0/S CL0	SCK1	SCL1_B	MISOA_A	-	-
6 4	49	-	-	P500	AGTOA0	GTIU	GTIOC11A	-	-	-	-	-	AN016	IVREF0
7 5	50	-	IRQ11	P501	AGTOB0	GTIV	GTIOC11B	-	-	-	-	-	AN116	IVREF1
3 -	-	-	IRQ12	P502	-	GTIW	GTIOC12A	-	-	-	-	-	AN017	IVCMP0
) -	-	-	-	P503	-	GTETRGC	GTIOC12B	-	-	-	-	-	AN117	-
) -	-	-	-	P504	-	GTETRGD	-	-	-	-	-	-	AN018	-
-	-	-	-	P508	-	-	-	-	-	-	-	-	AN020	-
	51	VCC	-	-	-	1.	-	-	-	-	_	-	-	-
	52	VSS	-	-	-	-	-	-	-	-	-	-	-	-
	53	-	IRQ13	P015	-	-	-	-	-	-	-	-	AN006/AN106	DA1/ IVCMP1
5 5	54	-	-	P014	-	-	-	-	-	-	-	-	AN005/AN105	DA0/ IVREF3
6 5	55	VREFL	-	-	-	-	-	-	-	-	-	-	-	-
	56	VREFH	-	-	-	-	-	1-	-	-	-	-	-	-
	57	AVCC0	-	-	-	-	-	1-	-	1-	-	-	-	-
	58	AVSS0	-	-	-	-	-	-	-	-	-	-	-	-
	59	VREFL0	-	-	-	-	-	<u> </u>	-	1-	-	-	-	-
	60	VREFH0	-	-	-	-	-	<u> </u>	-	1-	-	-	-	-
2 -	-	-	IRQ12-DS	P008	-	-	-	1-	-	-	-	-	AN003	-
3 -	-	-	-	P007	-	1-	-	-	-	-	-	-	PGAVSS100/ AN107	-
4 -		-	IRQ11-DS	P006	-	-	-	1-	-	-	-	-	AN102	IVCMP2
, - ; -		-	IRQ10-DS	P005	-	-	-	l		l-	-	-	AN102 AN101	IVCMP2
, - ; -			IRQ9-DS	P003	-	-	-	<u> </u>	-	-	L	-	AN100	IVCMP2
	61	-	-	P004 P003	-	-	-	-	-	-	-	-	PGAVSS000/ AN007	-
3 6	62		IRQ8-DS	P002		1	1	L		L	L	L	AN007 AN002	IVCMP2
	63		IRQ8-D3	P002 P001		-	-	E		-	<u> </u>	E	AN002 AN001	IVCMP2
	63 64	-		P001 P000	-	F	-F	<u> </u>		F	<u> </u>	F	AN001 AN000	IVCMP2 IVCMP2

Note: Some pin names have the added suffix of _A and _B. When assigning the GPT, IIC, and SPI functionality, select the functional pins with the same suffix.



2. **Electrical Characteristics**

Unless otherwise specified, the electrical characteristics of the MCU are defined under the following conditions:

- VCC = AVCC0 = 2.7 to 3.6 V
- $2.7 \leq VREFH0/VREFH \leq AVCC0$
- VSS = AVSS0 = VREFL0/VREFL= 0 V ٠
- $T_a = T_{opr}$.

Figure 2.1 shows the timing conditions.



Figure 2.1 Input or output timing measurement conditions

The measurement conditions for the timing specification of each peripheral are recommended for the best peripheral operation. However, make sure to adjust the driving abilities of each pin to meet the conditions of your system.

Each function pin used for the same function must select the same drive ability. If the I/O drive ability of each function pin is mixed, the A/C specification of each function is not guaranteed.

2.1 Absolute Maximum Ratings

Table 2.1 Absolute maximum ratings

Parameter	Symbol	Value	Unit
Power supply voltage	VCC	-0.3 to +4.0	V
Input voltage (except for 5 V-tolerant ports*1)	V _{in}	-0.3 to VCC + 0.3	V
Input voltage (5 V-tolerant ports*1)	V _{in}	-0.3 to + VCC + 4.0 (max. 5.8)	V
Reference power supply voltage	VREFH/VREFH0	-0.3 to AVCC0 + 0.3	V
Analog power supply voltage	AVCC0 *2	-0.3 to +4.0	V
Analog input voltage (except for P000 to P007)	V _{AN}	-0.3 to AVCC0 + 0.3	V
Analog input voltage (P000 to P007) when PGA pseudo- differential input is disabled	V _{AN}	-0.3 to AVCC0 + 0.3	V
Analog input voltage (P000 to P002, P004 to P006) when PGA pseudo-differential input is enabled	V _{AN}	-1.3 to AVCC0 + 0.3	V
Analog input voltage (P003, P007) when PGA pseudo- differential input is enabled	V _{AN}	-0.8 to AVCC0 + 0.3	V
Operating temperature* ^{3, *4}	T _{opr}	-40 to +105	°C
Storage temperature	T _{stg}	-55 to +125	°C

Caution: Permanent damage to the MCU might result if absolute maximum ratings are exceeded. Note 1. Ports P205, P206, P400, P401, P407 to P415, and P708 are 5 V tolerant. Note 2. Connect AVCC0 to VCC.



Note 3. See section 2.2.1, T_j/T_a Definition.

Note 4. Contact Renesas Electronics sales office for information on derating operation when Ta = +85°C to +105°C. Derating is the systematic reduction of load for improved reliability.

Parameter	Symbol	Min	Тур	Мах	Unit
Power supply voltages	VCC	2.7	-	3.6	V
	VSS	-	0	-	V
Analog power supply voltages	AVCC0*1	-	VCC	-	V
	AVSS0	-	0	-	V

Table 2.2 Recommended operating conditions

Note 1. Connect AVCC0 to VCC. When the A/D converter, the D/A converter, or the comparator are not in use, do not leave the AVCC0, VREFH/VREFH0, AVSS0, and VREFL/VREFL0 pins open. Connect the AVCC0 and VREFH/VREFH0 pins to VCC, and the AVSS0 and VREFL/VREFL0 pins to VSS, respectively.

2.2 DC Characteristics

2.2.1 T_i/T_a Definition

Table 2.3 DC characteristics

Conditions: Products with operating temperature (T_a) -40 to +105°C.

Parameter	Symbol	Тур	Max	Unit	Test conditions	
Permissible junction temperature	100-pin LQFP 64-pin LQFP	Тj	-	125	°C	High-speed mode Low-speed mode Subosc-speed mode.

Note: Make sure that $T_j = T_a + \theta ja \times \text{total power consumption (W)}$,

where total power consumption = (VCC - V_{OH}) × ΣI_{OH} + V_{OL} × ΣI_{OL} + I_{CC} max × VCC.

2.2.2 I/O V_{IH}, V_{IL}

Table 2.4	I/O V _{IH} , V _{IL} (1 of 2)
-----------	--

Parameter			Symbo I	Min	Тур	Max	Unit
Input voltage	Peripheral	EXTAL(external clock input), SPI (except	V _{IH}	VCC × 0.8	-	-	V
(except for Schmitt trigger	function pin	RSPCK)	V _{IL}	-	-	VCC × 0.2	
input pins)	pin	IIC (SMBus)*1	V _{IH}	2.1	-	-	
			V _{IL}	-	-	0.8	
		IIC (SMBus)*2	V _{IH}	2.1	-	VCC + 3.6 (max 5.8)	
		V _{IL}	-	-	0.8		
Schmitt trigger	IIC (except for SMBus)*1		VCC × 0.7	-	-		
input voltage			V _{IL}	-	-	VCC × 0.3	-
			ΔV_T	VCC × 0.05	-	-	
		IIC (except for SMBus)*2	V _{IH}	VCC × 0.7	-	VCC + 3.6 (max 5.8)	
			V _{IL}	-	-	VCC × 0.3	
			ΔV_T	VCC × 0.05	-	-	
		5 V-tolerant ports*3, *7	V _{IH}	VCC × 0.8	-	VCC + 3.6 (max 5.8)	
			V _{IL}	-	-	VCC × 0.2	1
			ΔV_T	VCC × 0.05	-	-	



Table 2.4 I/O V_{IH}, V_{IL} (2 of 2)

Parameter					Тур	Max	Unit
Schmitt trigger	Peripheral	P402/AGTIO0,1	V _{IH}	VCC × 0.8	-	VCC + 0.3	V
input voltage	function pin	P403/AGTIO0,1	V _{IL}	-	-	VCC × 0.2	
	P		ΔV_T	VCC × 0.05	-	-	
	Other input pins*4	Other input pins*4	V _{IH}	VCC × 0.8	-	-	
			V _{IL}	-	-	VCC × 0.2	
			ΔV_T	VCC × 0.05	-	-	
	Ports	5 V-tolerant ports* ^{5, *7}	V _{IH}	VCC × 0.8	-	VCC + 3.6 (max 5.8)	
			V _{IL}	-	-	VCC × 0.2	
		Other input pins*6	V _{IH}	VCC × 0.8	-	-	
			V _{IL}	-	-	VCC × 0.2	

Note 1. SCL1_B, SDA1_B (total 2 pins).

Note 2. SCL0_A, SDA0_A, SCL0_B, SDA0_B, SCL1_A, SDA1_A (total 6 pins).

Note 3. RES and peripheral function pins associated with P205, P206, P400, P401, P407 to P415, P708 (total 15 pins).

Note 4. All input pins except for the peripheral function pins already described in the table.

Note 5. P205, P206, P400, P401, P407 to P415, P708 (total 14 pins).

Note 6. All input pins except for the ports already described in the table.

Note 7. When VCC is less than 2.7 V, the input voltage of 5 V-tolerant ports should be less than 3.6 V, otherwise breakdown may occur because 5 V-tolerant ports are electrically controlled so as not to violate the breakdown voltage.

2.2.3 I/O I_{OH}, I_{OL}

Table 2.5 I/O I_{OH}, I_{OL} (1 of 2)

Parameter			Symbol	Min	Тур	Мах	Unit
Permissible output current	Ports P008, P201	-	I _{ОН}	-	-	-2.0	mA
(average value per pin)			I _{OL}	-	-	2.0	mA
	Ports P014, P015	-	I _{ОН}	-	-	-4.0	mA
			I _{OL}	-	-	4.0	mA
	Ports P205, P206, P407 to P415,	Low drive*1	I _{ОН}	-	-	-2.0	mA
	P602, P708 (total 13 pins)		I _{OL}	-	-	2.0	mA
		Middle drive*2	I _{ОН}	-	-	-4.0	mA
			I _{OL}	-	-	4.0	mA
		High drive*3	I _{ОН}	-	-	-20	mA
			I _{OL}	-	-	20	mA
	Other output pins*4	Low drive*1	I _{ОН}	-	-	-2.0	mA
			I _{OL}	-	-	2.0	mA
		Middle drive*2	I _{ОН}	-	-	-4.0	mA
			I _{OL}	-	-	4.0	mA
		High drive*3	I _{ОН}	-	-	-16	mA
			I _{OL}	-	-	16	mA



Parameter			Symbol	Min	Тур	Мах	Unit
Permissible output current	Ports P008, P201	-	I _{OH}	-	-	-4.0	mA
(max value per pin)			I _{OL}	-	-	4.0	mA
	Ports P014, P015	-	I _{ОН}	-	-	-8.0	mA
			I _{OL}	-	-	8.0	mA
	Ports P205, P206, P407 to P415,	Low drive*1	I _{ОН}	-	-	-4.0	mA
	P602, P708 (total 13 pins)		I _{OL}	-	-	4.0	mA
		Middle drive*2	I _{ОН}	-	-	-8.0	mA
		I _{OL}	-	-	8.0	mA	
		High drive* ³	I _{ОН}	-	-	-40	mA
			I _{OL}	-	-	40	mA
	Other output pins*4	Low drive*1	I _{ОН}	-	-	-4.0	mA
			I _{OL}	-	-	4.0	mA
		Middle drive*2	I _{ОН}	-	-	-8.0	mA
			I _{OL}	-	-	8.0	mA
		High drive*3	I _{ОН}	-	-	-32	mA
			I _{OL}	-	-	32	mA
Permissible output current	Maximum of all output pins	•	ΣI _{OH (max)}	-	-	-80	mA
(max value of total of all pins)			ΣI _{OL (max)}	-	-	80	mA

Table 2.5 I/O I_{OH}, I_{OL} (2 of 2)

Caution: To protect the reliability of the MCU, the output current values should not exceed the values in this table. The average output current indicates the average value of current measured during 100 µs.

Note 1. This is the value when low driving ability is selected in the Port Drive Capability bit in the PmnPFS register. The selected driving ability is retained in Deep Software Standby mode.

Note 2. This is the value when middle driving ability is selected in the Port Drive Capability bit in the PmnPFS register. The selected driving ability is retained in Deep Software Standby mode.

Note 3. This is the value when high driving ability is selected in the Port Drive Capability bit in the PmnPFS register. The selected driving ability is retained in Deep Software Standby mode.

Note 4. Except for P000 to P007, P200, which are input ports.

2.2.4 I/O V_{OH}, V_{OL}, and Other Characteristics

Table 2.6 I/O V_{OH}, V_{OL}, and other characteristics (1 of 2)

Parameter			Symbol	Min	Тур	Max	Unit	Test conditions
Output voltage	IIC		V _{OL}	-	-	0.4	V	I _{OL} = 3.0 mA
			V _{OL}	-	-	0.6		I _{OL} = 6.0 mA
	IIC*1		V _{OL}	-	- 0.4		I _{OL} = 15.0 mA (ICFER.FMPE = 1)	
			V _{OL}	-	0.4	-		I _{OL} = 20.0 mA (ICFER.FMPE = 1)
	Ports P205, P206, P407 to P415, P602, P708 (total of 13 pins)*2 Other output pins		V _{OH}	VCC - 1.0	-	-		I _{OH} = -20 mA VCC = 3.3 V
			V _{OL}	-	-	1.0		I _{OL} = 20 mA VCC = 3.3 V
			V _{OH}	VCC - 0.5	-	-		I _{OH} = -1.0 mA
			V _{OL}	-	-	0.5		I _{OL} = 1.0 mA
Input leakage current	RES		I _{in}	-	-	5.0	μA	V _{in} = 0 V V _{in} = 5.5 V
	Ports P000 to P00 P200	Ports P000 to P002, P004 to P006, P200		-	-	1.0		V _{in} = 0 V V _{in} = VCC
	Ports P003, P007	Before initialization* ³		-	-	45.0		V _{in} = 0 V V _{in} = VCC
		After initialization* ⁴		-	-	1.0		V _{in} = 0 V V _{in} = VCC



Parameter		Symbol	Min	Тур	Max	Unit	Test conditions
Three-state leakage 5 V-tolerant ports current (off state)		I _{TSI}	-	-	5.0	μA	V _{in} = 0 V V _{in} = 5.5 V
	Other ports (except for ports P000 to P007, P200)		-	-	1.0		V _{in} = 0 V V _{in} = VCC
Input pull-up MOS current	Ports P0 to P7 (except for ports P000 to P007)	Ι _p	-300	-	-10	μA	VCC = 2.7 to 3.6 V V _{in} = 0 V
Ports P003, P007, P014, P01 P400, P401		C _{in}	-	-	16	pF	Vbias = 0 V Vamp = 20 mV
	Other input pins		-	-	8		f = 1 MHz T _a = 25°C

Table 2.6 I/O V_{OH}, V_{OL}, and other characteristics (2 of 2)

Note 1. SCL0_A, SDA0_A (total 2 pins).

Note 2. This is the value when high driving ability is selected in the Port Drive Capability bit in the PmnPFS register.

The selected driving ability is retained in Deep Software Standby mode.

Note 3. POnPFS.ASEL(n = 3 or 7) = 1

Note 4. POnPFS.ASEL(n = 3 or 7) = 0

2.2.5 Operating and Standby Current

Table 2.7Operating and standby current (1 of 2)

Parameter					Symbol	Min	Тур	Max	Unit	Test conditions
Supply		Maximum* ²			I _{CC} *3	-	-	87	mA	ICLK = 120 MHz
current*1		CoreMark ^{®*5}			1	-	17	-		PCLKA = 120 MHz PCLKB = 60 MHz
		Normal mode		eripheral clocks enabled, (1) code executing from *4	-	-	24	-		PCLKC = 60 MHz PCLKD = 120 MHz FCLK = 60 MHz
	High-speed mode			eripheral clocks disabled, (1) code executing from *5, *6		-	12	-		
	eed	Sleep mode*5, *6				-	9	33.5		
	h-sp	Increase during BGO	Data	flash P/E		-	6	-		
	Hig	operation Code		e flash P/E	1	-	8	-		
	Lo	w-speed mode ^{*5}				-	1.2	-		ICLK = 1 MHz
	Subosc-speed mode*5					-	1.0	-		ICLK = 32.768 kHz
	So	ftware Standby mode				-	1.3	13		Ta ≤ 85°C
						-	1.3	21		Ta ≤ 105°C
		DPSBYCR.DEEPCUT[1:	0] = 00k) ^{*8}		-	28	65	μA	Ta ≤ 85°C
					-	28	93		Ta ≤ 105°C	
		DPSBYCR.DEEPCUT[1:	(CR.DEEPCUT[1:0] = 01b*8			-	11.6	28		Ta ≤ 85°C
	de					-	11.6	32		Ta ≤ 105°C
	Standby mode	DPSBYCR.DEEPCUT[1:	0] = 11b)* 8		-	4.9	21		Ta ≤ 85°C
	ldbn					-	4.9	26		Ta ≤ 105°C
	are Sta	Increase when the AGT is operating		n the low-speed on-chip ator (LOCO) is in use		-	4.4	-		-
	Software			n a crystal oscillator for lock loads is in use		-	1.0	-		-
	Deep			n a crystal oscillator for lard clock loads is in use		-	1.4	-		-
Analog	Du	ring 12-bit A/D conversion			AI _{CC}	-	0.8	1.1	mA	-
power supply	Du	ring 12-bit A/D conversion	with S/H	H amp		-	2.3	3.3	mA	-
current	PG	GA (1ch)				-	1	3	mA	-
	AC	CMPHS (1 unit)				-	100	150	μA	-
	Tei	mperature sensor	perature sensor			-	0.1	0.2	mA	-
	Du	ring D/A conversion (per u	nit)	Without AMP output]	-	0.1	0.2	mA	-
				With AMP output]	-	0.6	1.1	mA	-
	Wa	aiting for A/D, D/A conversion	on (all u	nits)]	-	0.9	1.6	mA	-
	AD	C12, DAC12 in standby m	odes (a	ll units)* ⁷	1	-	2	8	μA	-



Table 2.7Operating and standby current (2 of 2)

Parameter	Parameter			Min	Тур	Max	Unit	Test conditions
Reference	During 12-bit A/D conversion (unit 0)		AI _{REFH0}	-	70	120	μA	-
power supply	Waiting for 12-bit A/D conversion (unit 0)			-	0.07	0.5	μA	-
current ADC12 in standby modes (unit 0) (VREFH0)			-	0.07	0.5	μA	-	
Reference	During 12-bit A/D conversion (unit 1)	AI _{REFH}	-	70	120	μA	-
power supply	During D/A conversion	Without AMP output		-	0.1	0.4	mA	-
current (VREFH)	(per unit)	With AMP ouput		-	0.1	0.4	mA	-
Waiting for 12-bit A/D (unit 1), D/A (all units) conversion			-	0.07	0.8	μA	-	
	ADC12 unit 1 in standby modes			-	0.07	0.8	μA	-

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOS transistors in the off state.

Note 2. Measured with clocks supplied to the peripheral functions. This does not include the BGO operation.

Note 3. I_{CC} depends on f (ICLK) as follows. (ICLK:PCLKA:PCLKB:PCLKC:PCLKD = 2:2:1:1:2)

I_{CC} Max. = 0.53 x f + 23 (maximum operation in High-speed mode)

I_{CC} Typ. = 0.08 x f + 2.4 (normal operation in High-speed mode)

 I_{CC} Typ. = 0.1 x f + 1.1 (Low-speed mode)

I_{CC} Max. = 0.09 x f + 23 (Sleep mode).

Note 4. This does not include the BGO operation.

Note 5. Supply of the clock signal to peripherals is stopped in this state. This does not include the BGO operation.

Note 6. FCLK, PCLKA, PCLKB, PCLKC, and PCLKD are set to divided by 64 (3.75 MHz).

- Note 7. When the MCU is in Software Standby mode or the MSTPCRD.MSTPD16 (12-bit A/D Converter 0 Module Stop bit) and MSTPCRD.MSTPD15 (12-bit A/D Converter 1 Module Stop bit) are in the module-stop state. See section 35.6.8, Available functions and register settings of AN000 to AN002, AN007, AN100 to AN102, and AN107 in User's Manual.
- Note 8. For more information on the DBSBYCR register, see section 11.2.11, Deep Software Standby Control Register (DPSBYCR) in User's Manual.



Figure 2.2 Temperature dependency in Software Standby mode (reference data)



Figure 2.3 Temperature dependency in Deep Software Standby mode, power-on reset circuit low power function disabled (reference data)



Figure 2.4 Temperature dependency in Deep Software Standby mode, power-on reset circuit low power function enabled (reference data)

RENESAS

2.2.6 VCC Rise and Fall Gradient and Ripple Frequency

Table 2.8	Rising gradient characteristics
-----------	---------------------------------

Parameter		Symbol	Min	Тур	Max	Unit	Test conditions
VCC rising gradient	Voltage monitor 0 reset disabled at startup	SrVCC	0.0084	-	20	ms/V	-
	Voltage monitor 0 reset enabled at startup		0.0084	-	-		-
	SCI boot mode*1		0.0084	-	20		-

Note 1. At boot mode, the reset from voltage monitor 0 is disabled regardless of the value of the OFS1.LVDAS bit.

Table 2.9 Rise and fall gradient and ripple frequency characteristics

The ripple voltage must meet the allowable ripple frequency $f_{r(VCC)}$ within the range between the VCC upper limit (3.6 V) and lower limit (2.7 V). When the VCC change exceeds VCC ±10%, the allowable voltage change rising and falling gradient dt/dVCC must be met.

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Allowable ripple frequency	f _{r (VCC)}	-	-	10	kHz	Figure 2.5 $V_{r (VCC)} \leq VCC \times 0.2$
		-	-	1	MHz	Figure 2.5 $V_{r (VCC)} \le VCC \times 0.08$
		-	-	10	MHz	Figure 2.5 $V_{r (VCC)} \leq VCC \times 0.06$
Allowable voltage change rising and falling gradient	dt/dVCC	1.0	-	-	ms/V	When VCC change exceeds VCC ±10%



Figure 2.5 Ripple waveform

2.3 AC Characteristics

2.3.1 Frequency

Table 2.10 Operation frequency value in high-speed mode

Parameter		Symbol	Min	Тур	Max	Unit
Operation frequency	System clock (ICLK*2)	f	-	-	120	MHz
	Peripheral module clock (PCLKA)*2		-	-	120	
	Peripheral module clock (PCLKB)*2		-	-	60	
	Peripheral module clock (PCLKC)*2		_ *3	-	60	
	Peripheral module clock (PCLKD)*2		-	-	120	
	Flash interface clock (FCLK)*2		_*1	-	60	

Note 1. FCLK must run at a frequency of at least 4 MHz when programming or erasing the flash memory.

Note 2. See section 9, Clock Generation Circuit in User's Manual for the relationship between the ICLK, PCLKA, PCLKB, PCLKC, PCLKD, and FCLK frequencies.

Note 3. When the ADC12 is used, the PCLKC frequency must be at least 1 MHz.

Parameter			Min	Тур	Мах	Unit
Operation frequency	System clock (ICLK)*2	f	-	-	1	MHz
	Peripheral module clock (PCLKA)*2		-	-	1	
	Peripheral module clock (PCLKB)*2		-	-	1	
	Peripheral module clock (PCLKC)*2,*3		_* ³	-	1	
	Peripheral module clock (PCLKD)*2		-	-	1	
	Flash interface clock (FCLK)*1, *2	1	-	-	1	

Table 2.11	Operation frequency value in low-speed mode
------------	---

Note 1. Programming or erasing the flash memory is disabled in Low-speed mode.

Note 2. See section 9, Clock Generation Circuit in User's Manual for the relationship between the ICLK, PCLKA, PCLKB, PCLKC, PCLKD, and FCLK frequencies.

Note 3. When the ADC12 is used, the PCLKC frequency must be set to at least 1 MHz.

Table 2.12 Operation frequency value in Subosc-speed mode

Parameter		Symbol	Min	Тур	Max	Unit
Operation frequency	System clock (ICLK)*2	f	29.4	-	36.1	kHz
	Peripheral module clock (PCLKA)*2		-	-	36.1	
	Peripheral module clock (PCLKB)*2		-	-	36.1	
	Peripheral module clock (PCLKC)*2,*3		-	-	36.1	
	Peripheral module clock (PCLKD)*2		-	-	36.1	
	Flash interface clock (FCLK)*1, *2		29.4	-	36.1	

Note 1. Programming or erasing the flash memory is disabled in Subosc-speed mode.

Note 2. See section 9, Clock Generation Circuit in User's Manual for the relationship between the ICLK, PCLKA, PCLKB, PCLKC, PCLKD, and FCLK frequencies.

Note 3. The ADC12 cannot be used.

2.3.2 Clock Timing

Table 2.13 Clock timing except for sub-clock oscillator (1 of 2)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
EXTAL external clock input cycle time	t _{EXcyc}	41.66	-	-	ns	Figure 2.6
EXTAL external clock input high pulse width	t _{EXH}	15.83	-	-	ns	1
EXTAL external clock input low pulse width	t _{EXL}	15.83	-	-	ns	1
EXTAL external clock rise time	t _{EXr}	-	-	5.0	ns	1
EXTAL external clock fall time	t _{EXf}	-	-	5.0	ns	1
Main clock oscillator frequency	f _{MAIN}	8	-	24	MHz	-
Main clock oscillation stabilization wait time (crystal) *1	t _{MAINOSCWT}	-	-	_*1	ms	Figure 2.7
LOCO clock oscillation frequency	f _{LOCO}	29.4912	32.768	36.0448	kHz	-
LOCO clock oscillation stabilization wait time	t _{LOCOWT}	-	-	60.4	μs	Figure 2.8
ILOCO clock oscillation frequency	f _{ILOCO}	13.5	15	16.5	kHz	-
MOCO clock oscillation frequency	F _{MOCO}	6.8	8	9.2	MHz	-
MOCO clock oscillation stabilization wait time	t _{MOCOWT}	-	-	15.0	μs	-



Parameter		Symbol	Min	Тур	Мах	Unit	Test conditions		
HOCO clock oscillator	Without FLL	f _{HOCO16}	15.78	16	16.22	MHz	-20 ≤ Ta ≤ 105°C		
oscillation frequency		f _{HOCO18}	17.75	18	18.25				
		f _{HOCO20}	19.72	20	20.28				
		f _{HOCO16}	15.71	16	16.29		-40 ≤ Ta ≤ -20°C		
		f _{HOCO18}	17.68	18	18.32				
		f _{HOCO20}	19.64	20	20.36				
	With FLL	f _{HOCO16}	15.960	16	16.040				
		f _{HOCO18}	17.955	18	18.045				
		f _{HOCO20}	19.950	20	20.050				
HOCO clock oscillation sta	bilization wait time*2	t _{HOCOWT}	-	-	64.7	μs	-		
FLL stabilization wait time		t _{FLLWT}	-	-	1.8	ms	-		
PLL clock frequency		f _{PLL}	120	-	240	MHz	-		
PLL clock oscillation stabili	zation wait time	t _{PLLWT}	-	-	174.9	μs	Figure 2.9		

Table 2.13 Clock timing except for sub-clock oscillator (2 of 2)

Note 1. When setting up the main clock oscillator, ask the oscillator manufacturer for an oscillation evaluation, and use the results as the recommended oscillation stabilization time. Set the MOSCWTCR register to a value equal to or greater than the recommended value.

After changing the setting in the MOSCCR.MOSTP bit to start main clock operation, read the OSCSF.MOSCSF flag to confirm that it is 1, and then start using the main clock oscillator.

Note 2. This is the time from release from reset state until the HOCO oscillation frequency (fHOCO) reaches the range for guaranteed operation.

Table 2.14 Clock timing for the sub-clock oscillator

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Sub-clock frequency	f _{SUB}	-	32.768	-	kHz	-
Sub-clock oscillation stabilization wait time	t _{SUBOSCWT}	-	-	_*1	s	Figure 2.10

Note 1. When setting up the sub-clock oscillator, ask the oscillator manufacturer for an oscillation evaluation and use the results as the recommended oscillation stabilization time.

After changing the setting in the SOSCCR.SOSTP bit to start sub-clock operation, only start using the sub-clock oscillator after the sub-clock oscillation stabilization time elapses with an adequate margin. A value that is two times the value shown is recommended.



Figure 2.6 EXTAL external clock input timing



Figure 2.7 Main clock oscillation start timing







Figure 2.9 PLL clock oscillation start timing

Note: Only operate the PLL after the main clock oscillation has stabilized.







2.3.3 Reset Timing

Table 2.15 Reset timing

Parameter		Symbol	Min	Тур	Мах	Unit	Test conditions
RES pulse width	Power-on t		1	-	-	ms	Figure 2.11
	Deep Software Standby mode	t _{RESWD}	0.6	-	-	ms	Figure 2.12
	Software Standby mode, Subosc-speed mode	t _{RESWS}	0.3	-	-	ms	
	All other	t _{RESW}	200	-	-	μs	
Wait time after RE	S cancellation	t _{RESWT}	-	29	32	μs	Figure 2.11
Wait time after internal reset cancellation (IWDT reset, WDT reset, software reset, SRAM parity error reset, bus master MPU error reset, bus slave MPU error reset, stack pointer error reset)		t _{RESW2}	-	320	390	μs	-



Figure 2.11 Power-on reset timing



Figure 2.12 Reset input timing



2.3.4 Wakeup Timing

Table 2.16	Timing of recovery from low power modes
------------	---

Parameter			Symbol	Min	Тур	Мах	Unit	Test conditions
Recovery time from Software	Crystal resonator	System clock source is main clock oscillator* ²	t _{SBYMC}	-	2.4* ⁹	2.8* ⁹	ms	Figure 2.13 The division
Standby mode*1	connected to main clock oscillator	System clock source is PLL with main clock oscillator* ³	t _{SBYPC}	-	2.7 ^{*9}	3.2* ⁹	ms	ratio of all oscillators is 1.
	External clock input to main clock oscillator	System clock source is main clock oscillator* ⁴	t _{SBYEX}	-	230* ⁹	280* ⁹	μs	
		System clock source is PLL with main clock oscillator* ⁵	t _{SBYPE}	-	570* ⁹	700* ⁹	μs	
	System clock oscillator*8	t _{SBYSC}	-	1.2* ⁹	1.3* ⁹	ms	-	
	System clock source is LOCO*8		t _{SBYLO}	-	1.2* ⁹	1.4* ⁹		ms
	System clock source is HOCO*6		t _{SBYHO}	-	240* ^{9, *10}	300 *9, *10		μs
	System clock	source is MOCO*7	t _{SBYMO}	-	220* ⁹	300* ⁹	μs	
Recovery time from	m Deep Softwa	are Standby mode	t _{DSBY}	-	0.65	1.0	ms	Figure 2.14
Wait time after cancellation of Deep Software Standby mode		t _{DSBYWT}	34	-	35	t _{cyc}		
Recovery time from Software Standby mode to Snooze mode	High-speed mode when system clock source is HOCO (20 MHz)		t _{SNZ}	-	35* ^{9,} *10	70 *9, *10	μs	Figure 2.15
	High-speed mode when system clock source is MOCO (8 MHz)		t _{SNZ}	-	11* ⁹	14* ⁹	μs	

Note 1. The recovery time is determined by the system clock source. When multiple oscillators are active, the recovery time can be determined with the following equation:

Total recovery time = recovery time for an oscillator as the system clock source + the longest oscillation stabilization time of any oscillators requiring longer stabilization times than the system clock source + 2 LOCO cycles (when LOCO is operating) + 3 SOSC cycles (when Subosc is oscillating and MSTPC0 = 0 (CAC module stop)).

- Note 2. When the frequency of the crystal is 24 MHz (Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 05h). For other settings (MOSCWTCR is set to Xh), the recovery time can be determined with the following equation: t_{SBYMC} (MOSCWTCR = Xh) = t_{SBYMC} (MOSCWTCR = 05h) + (t_{MAINOSCWT} (MOSCWTCR = Xh) - t_{MAINOSCWT} (MOSCWTCR = 05h))
- Note 3. When the frequency of PLL is 240 MHz (Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 05h). For other settings (MOSCWTCR is set to Xh), the recovery time can be determined with the following equation: t_{SBYMC} (MOSCWTCR = Xh) = t_{SBYMC} (MOSCWTCR = 05h) + (t_{MAINOSCWT} (MOSCWTCR = Xh) - t_{MAINOSCWT} (MOSCWTCR = 05h))
- Note 4. When the frequency of the external clock is 24 MHz (Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 01h). For other settings (MOSCWTCR is set to Xh), the recovery time can be determined with the following equation: t_{SBYMC} (MOSCWTCR = Xh) = t_{SBYMC} (MOSCWTCR = 01h) + ($t_{MAINOSCWT}$ (MOSCWTCR = Xh) - $t_{MAINOSCWT}$ (MOSCWTCR = 01h))
- Note 5. When the frequency of PLL is 240 MHz (Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 01h). For other settings (MOSCWTCR is set to Xh), the recovery time can be determined with the following equation: t_{SBYMC} (MOSCWTCR = Xh) = t_{SBYMC} (MOSCWTCR = 01h) + (t_{MAINOSCWT} (MOSCWTCR = Xh) - t_{MAINOSCWT} (MOSCWTCR = 01h))
- Note 6. The HOCO frequency is 20 MHz.
- Note 7. The MOCO frequency is 8 MHz.
- Note 8. In Subosc-speed mode, the sub-clock oscillator or LOCO continues oscillating in Software Standby mode.
- Note 9. When the SNZCR.RXDREQEN bit is set to 0, the following time is added as the power supply recovery time:
 - STCONR.STCON[1:0] = 00b:16 µs (typical), 34 µs (maximum)
 - STCONR.STCON[1:0] = 11b:16 µs (typical), 104 µs (maximum).

Note 10. When the SNZCR.RXDREQEN bit is set to 0, 16 µs (typical) or 18 µs (maximum) is added as the HOCO wait time.





Figure 2.13 Software Standby mode cancellation timing



Figure 2.14 Deep Software Standby mode cancellation timing



Figure 2.15 Recovery timing from Software Standby mode to Snooze mode

2.3.5 NMI and IRQ Noise Filter

Table 2.17NMI and IRQ noise filter

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions	
NMI pulse width	t _{NMIW}	200	-	-	ns	NMI digital filter disabled	t _{Pcyc} × 2 ≤ 200 ns
		t _{Pcyc} × 2*1	-	-			t _{Pcyc} × 2 > 200 ns
		200	-	-		NMI digital filter enabled	t _{NMICK} × 3 ≤ 200 ns
		t _{NMICK} × 3.5* ²	-	-			t _{NMICK} × 3 > 200 ns
IRQ pulse width	t _{IRQW}	200	-	-	ns	IRQ digital filter disabled	t _{Pcyc} × 2 ≤ 200 ns
		t _{Pcyc} × 2*1	-	-			t _{Pcyc} × 2 > 200 ns
		200	-	-		IRQ digital filter enabled	t _{IRQCK} × 3 ≤ 200 ns
		t _{IRQCK} × 3.5* ³	-	-			t _{IRQCK} × 3 > 200 ns

Note: 200 ns minimum in Software Standby mode.

Note: If the clock source is switched, add 4 clock cycles of the switched source.

Note 1. t_{Pcyc} indicates the PCLKB cycle.

Note 2. t_{NMICK} indicates the cycle of the NMI digital filter sampling clock.

Note 3. t_{IRQCK} indicates the cycle of the IRQi digital filter sampling clock.



Figure 2.16 NMI interrupt input timing



Figure 2.17 IRQ interrupt input timing

2.3.6 I/O Ports, POEG, GPT32, AGT, KINT, and ADC12 Trigger Timing

Parameter			Symbol	Min	Мах	Unit	Test conditions
I/O ports	Input data pulse width		t _{PRW}	1.5	-	t _{Pcyc}	Figure 2.18
POEG	POEG input trigger pulse width		t _{POEW}	3	-	t _{Pcyc}	Figure 2.19
GPT32	Input capture pulse width	Single edge	t _{GTICW}	1.5	-	t _{PDcyc}	Figure 2.20
		Dual edge		2.5	-		
	GTIOCxY output skew	Middle drive buffer	t _{GTISK} *1	-	4	ns	Figure 2.21
	(x = 0 to 7, Y= A or B)	High drive buffer		-	4		
	GTIOCxY output skew	Middle drive buffer		-	4		
	(x = 8 to 12, Y = A or B)	High drive buffer		-	4		
	GTIOCxY output skew	Middle drive buffer		-	6		
	(x = 0 to 12, Y = A or B)	High drive buffer		-	6		
	OPS output skew GTOUUP, GTOULO, GTOVUP, GTOVLO, GTOWUP, GTOWLO		t _{GTOSK}	-	5	ns	Figure 2.22
GPT (PWM Delay Generation Circuit)	GTIOCxY_Z output skew (x = 0 to 3, Y = A or B, Z = A)		t _{HRSK} *2	-	2.0	ns	Figure 2.23
AGT	AGTIO, AGTEE input cycle		t _{ACYC} *3	100	-	ns	Figure 2.24
	AGTIO, AGTEE input high width, low width			40	-	ns	
	AGTIO, AGTO, AGTOA, AGTOB output cycle			62.5	-	ns	
ADC12	ADC12 trigger input pulse width		t _{TRGW}	1.5	-	t _{Pcyc}	Figure 2.25
KINT	KRn(n = 00 to 07) pulse width		t _{KR}	250	-	ns	Figure 2.26

Table 2.18I/O ports, POEG, GPT32, AGT, KINT, and ADC12 trigger timingGPT32 conditions: High drive output is selected in the Port Drive Capability bit in the PmnPFS register.AGT conditions: Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Note: t_{Pcyc}: PCLKB cycle, t_{PDcyc}: PCLKD cycle.

This skew applies when the same driver I/O is used. If the I/O of the middle and high drivers is mixed, operation is not Note 1. guaranteed.

Note 2. The load is 30 pF.

Constraints on input cycle: Note 3.

When not switching the source clock: $t_{Pcyc} \times 2 < t_{ACYC}$ should be satisfied. When switching the source clock: $t_{Pcyc} \times 6 < t_{ACYC}$ should be satisfied.







POEG input trigger timing Figure 2.19



Figure 2.20 GPT32 input capture timing



Figure 2.21 GPT32 output delay skew



Figure 2.22 GPT32 output delay skew for OPS



Figure 2.23 GPT32 (PWM delay generation circuit) output delay skew



Figure 2.24 AGT input/output timing



Figure 2.25 ADC12 trigger input timing



Figure 2.26 Key interrupt input timing

2.3.7 PWM Delay Generation Circuit Timing

Table 2.19 PWM Delay Generation Circuit timing

Parameter	Min	Тур	Max	Unit	Test conditions
Operation frequency	80	-	120	MHz	-
Resolution	-	260	-	ps	PCLKD = 120 MHz
DNL*1	-	±2.0	-	LSB	-

Note 1. This value normalizes the differences between lines in 1-LSB resolution.

2.3.8 CAC Timing

Table 2.20 CAC timing

Paramete	er		Symbol	Min	Тур	Max	Unit	Test conditions
CAC	CACREF input pulse width	t _{PBcyc} ≤ t _{cac} *2	t _{CACREF}	$4.5 \times t_{cac} + 3 \times t_{PBcyc}$	-	-	ns	-
		t _{PBcyc} > t _{cac} *2		$5 \times t_{cac} + 6.5 \times t_{PBcyc}$	-	-	ns	



Note 1. t_{PBcyc}: PCLKB cycle.

 t_{cac} : CAC count clock source cycle. Note 2.

2.3.9 SCI Timing

 Table 2.21
 SCI timing (1)

 Conditions: High drive output is selected in the Port Drive Capability bit in the PmnPFS register for the following pins: SCK0 to SCK4,
 SCK8, SCK9.

For other pins, middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Paramete	r		Symbol	Min	Max	Unit ^{*1}	Test conditions
SCI	Input clock cycle	Asynchronous	t _{Scyc}	4	-	t _{Pcyc}	Figure 2.27
		Clock synchronous		6	-		
	Input clock pulse width		t _{scкw}	0.4	0.6	t _{Scyc}	
	Input clock rise time		t _{SCKr}	-	5	ns	
	Input clock fall time		t _{SCKf}	-	5	ns	
	Output clock cycle	Asynchronous	t _{Scyc}	6	-	t _{Pcyc}	
		Clock synchronous		4	-		
	Output clock pulse width		t _{SCKW}	0.4	0.6	t _{Scyc}	
	Output clock rise time		t _{SCKr}	-	5	ns	
	Output clock fall time		t _{SCKf}	-	5	ns	
	Transmit data delay	Clock synchronous	t _{TXD}	-	25	ns	Figure 2.28
	Receive data setup time	Clock synchronous	t _{RXS}	15	-	ns	
	Receive data hold time	Clock synchronous	t _{RXH}	5	-	ns	

Note 1. t_{Pcyc}: PCLKA cycle.



Figure 2.27 SCK clock input/output timing







 Table 2.22
 SCI timing (2)

 Conditions: High drive output is selected in the Port Drive Capability bit in the PmnPFS register for the following pins: SCK0 to SCK4,
 SCK8, SCK9.

For other pins, middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parame	iter	Symbol	Min	Мах	Unit	Test conditions
Simple SPI	SCK clock cycle output (master)	t _{SPcyc}	4 (PCLKA ≤ 60 MHz) 8 (PCLKA > 60 MHz)	65536	t _{Pcyc}	Figure 2.29
	SCK clock cycle input (slave)	-	6 (PCLKA ≤ 60 MHz) 12 (PCLKA > 60 MHz)	65536		
	SCK clock high pulse width	t _{spcкwн}	0.4	0.6	t _{SPcyc}	
	SCK clock low pulse width	t _{SPCKWL}	0.4	0.6	t _{SPcyc}	
	SCK clock rise and fall time	t _{SPCKr} , t _{SPCKf}	-	20	ns	1
	Data input setup time	t _{SU}	33.3	-	ns	Figure 2.30 to Figure 2.33
	Data input hold time	t _H	33.3	-	ns	
	SS input setup time	t _{LEAD}	1	-	t _{SPcyc}	
	SS input hold time	t _{LAG}	1	-	t _{SPcyc}	
	Data output delay	t _{OD}	-	33.3	ns	-
	Data output hold time	t _{OH}	-10	-	ns	
	Data rise and fall time	t _{Dr} , t _{Df}	-	16.6	ns	
	SS input rise and fall time	t _{SSLr} , t _{SSLf}	-	16.6	ns	
	Slave access time	t _{SA}	-	4 (PCLKA ≤ 60 MHz) 8 (PCLKA > 60 MHz)	t _{Pcyc}	Figure 2.33
	Slave output release time	t _{REL}	-	5 (PCLKA ≤ 60 MHz) 10 (PCLKA > 60 MHz)	t _{Pcyc}]






Figure 2.30 SCI simple SPI mode timing for master when CKPH = 1



Figure 2.31 SCI simple SPI mode timing for master when CKPH = 0







Figure 2.33 SCI simple SPI mode timing for slave when CKPH = 0

 Table 2.23
 SCI timing (3) (1 of 2)

 Conditions: Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parameter		Symbol	Min	Max	Unit	Test conditions	
Simple IIC (Standard mode) SDA input rise time SDA input fall time	SDA input rise time	t _{Sr}	-	1000	ns	Figure 2.34	
	SDA input fall time	t _{Sf}	-	300	ns	1	
	SDA input spike pulse removal time	t _{SP}	0	4 × t _{IICcyc}	ns		
	Data input setup time	t _{SDAS}	250	-	ns		
	Data input hold time	t _{SDAH}	0	-	ns	1	
	SCL, SDA capacitive load	C _{b*} 1	-	400	pF	1	



 Table 2.23
 SCI timing (3) (2 of 2)

 Conditions: Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parameter		Symbol	Min	Max	Unit	Test conditions
Simple IIC	SDA input rise time	t _{Sr}	-	300	ns	Figure 2.34
(Fast mode)	SDA input fall time	t _{Sf}	-	300	ns	
	SDA input spike pulse removal time	t _{SP}	0	4 × t _{IICcyc}	ns	
	Data input setup time	t _{SDAS}	100	-	ns	
	Data input hold time	t _{SDAH}	0	-	ns	
	SCL, SDA capacitive load	C _{b*} 1	-	400	pF	

 t_{IICcyc} : IIC internal reference clock (IIC ϕ) cycle. Note:

Note 1. Cb indicates the total capacity of the bus line.



Figure 2.34 SCI simple IIC mode timing



2.3.10 SPI Timing

Table 2.24SPI timingConditions:

For RSPCKA and RSPCKB pins, high drive output is selected with the Port Drive Capability bit in the PmnPFS register. For other pins, middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

		Symbol	Min	Мах	Unit*1	Test condition
RSPCK clock cycle	Master	t _{SPcyc}	2 (PCLKA ≤ 60 MHz) 4 (PCLKA > 60 MHz)	4096	t _{Pcyc}	Figure 2.35 C = 30 pF
	Slave		4	4096		
RSPCK clock high pulse width	Master	t _{SPCKWH}	(t _{SPcyc} - t _{SPCKr} - t _{SPCKf}) / 2 - 3	-	ns	
	Slave		2 × t _{Pcyc}	-		
RSPCK clock low pulse width	Master	t _{SPCKWL}	(t _{SPcyc} - t _{SPCKr} - t _{SPCKf}) / 2 - 3	-	ns	
	Slave		2 × t _{Pcyc}	-		
RSPCK clock rise and	Master	t _{SPCKr,}	-	5	ns	
fall time	Slave	t _{SPCKf}	-	1	μs	
Data input setup time	Master	t _{SU}	4	-	ns	Figure 2.36 to
	Slave		5	-		Figure 2.41 C = 30 pF
Data input hold time	Master (PCLKA division ratio set to 1/2)	t _{HF}	0	-	ns	. C 00 pi
	Master (PCLKA division ratio set to a value other than 1/2)	t _H	t _{Pcyc}	-		
	Slave	t _H	20	-		
SSL setup time	Master	t _{LEAD}	N × t _{SPcyc} - 10 ^{*3}	N × t _{SPcyc} + 100* ³	ns	
	Slave		6 x t _{Pcyc}	-	ns	
SSL hold time	Master	t _{LAG}	N × t _{SPcyc} - 10 *4	N × t _{SPcyc} + 100*4	ns	
	Slave		6 x t _{Pcyc}	-	ns	
Data output delay	Master	t _{OD}	-	6.3	ns	
	Slave		-	20		
Data output hold time	Master	t _{OH}	0	-	ns	
	Slave		0	-		
Successive transmission delay	Master	t _{TD}	t_{SPcyc} + 2 × t_{Pcyc}	8 × t _{SPcyc} + 2 × t _{Pcyc}	ns	
	Slave	-	6 × t _{Pcyc}	,		
MOSI and MISO rise	Output	t _{Dr,} t _{Df}	-	5	ns	
and fall time	Input	1 .	-	1	μs	1
SSL rise and fall time	Output	t _{SSLr,}	-	5	ns	
	Input	t _{SSLf}	-	1	μs	
Slave access time		t _{SA}	-	2 x t _{Pcyc} + 28	ns	Figure 2.40 and Figure 2.41
Slave output release tim	e	t _{REL}	-	2 x t _{Pcyc} + 28		C = 30 _P F

Note 1. t_{Pcyc}: PCLKA cycle.



- Note 2. Must use pins that have a letter appended to their name, for instance "_A", "_B", to indicate group membership. For the SPI interface, the AC portion of the electrical characteristics is measured for each group.
- Note 3. N is set to an integer from 1 to 8 by the SPCKD register.
- Note 4. N is set to an integer from 1 to 8 by the SSLND register.























Figure 2.39 RSPI timing for master when CPHA = 1 and the bit rate is set to PCLKA/2











2.3.11 **IIC** Timing

 Table 2.25
 IIC timing (1) (1 of 2)

 (1) Conditions: Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register for the following pins: SDA0_B,

 SCL0_B, SDA1_A, SCL1_A, SDA1_B, SCL1_B.

(2) The following pins do not require setting: SCL0_A, SDA0_A.

(3) Use pins that have a letter appended to their names, for instance "_A" or "_B", to indicate group membership. For the IIC interface, the AC portion of the electrical characteristics is measured for each group.

Parameter		Symbol	Min* ¹	Max	Unit	Test conditions* ³
lic	SCL input cycle time	t _{SCL}	6 (12) × t _{IICcyc} + 1300	-	ns	Figure 2.42
(Standard mode, SMBus)	SCL input high pulse width	t _{SCLH}	3 (6) × t _{IICcyc} + 300	-	ns	
ICFER.FMPE = 0	SCL input low pulse width	t _{SCLL}	3 (6) × t _{IICcyc} + 300	-	ns	
	SCL, SDA input rise time	t _{Sr}	-	1000	ns	
	SCL, SDA input fall time	t _{Sf}	-	300	ns	
	SCL, SDA input spike pulse removal time	t _{SP}	0	1 (4) × t _{IICcyc}	ns	
	SDA input bus free time when wakeup function is disabled	t _{BUF}	3 (6) × t _{IICcyc} + 300	-	ns	
	SDA input bus free time when wakeup function is enabled	t _{BUF}	$\begin{array}{c} 3 \ (6) \times t_{IICcyc} + 4 \times t_{Pcyc} \\ + \ 300 \end{array}$	-	ns	
	START condition input hold time when wakeup function is disabled	t _{STAH}	t _{IICcyc} + 300	-	ns	
	START condition input hold time when wakeup function is enabled	t _{STAH}	1 (5) × t _{IICcyc} + t _{Pcyc} + 300	-	ns	
	Repeated START condition input setup time	t _{STAS}	1000	-	ns	
	STOP condition input setup time	t _{STOS}	1000	-	ns	
	Data input setup time	t _{SDAS}	t _{IICcyc} + 50	-	ns	
	Data input hold time	t _{SDAH}	0	-	ns	
	SCL, SDA capacitive load	Cb	-	400	pF	



- Table 2.25
 IIC timing (1) (2 of 2)

 (1) Conditions: Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register for the following pins: SDA0_B,
 SCL0 B, SDA1 A, SCL1 A, SDA1 B, SCL1 B.
- (2) The following pins do not require setting: SCL0_A, SDA0_A.
- (3) Use pins that have a letter appended to their names, for instance "_A" or "_B", to indicate group membership. For the IIC interface, the AC portion of the electrical characteristics is measured for each group.

Parameter		Symbol	Min* ¹	Max	Unit	Test conditions* ³
liC	SCL input cycle time	t _{SCL}	6 (12) × t _{IICcyc} + 600	-	ns	Figure 2.42
(Fast mode)	SCL input high pulse width	t _{SCLH}	3 (6) × t _{IICcyc} + 300	-	ns	
	SCL input low pulse width	t _{SCLL}	3 (6) × t _{IICcyc} + 300	-	ns	
	SCL, SDA input rise time	t _{Sr}	20 × (external pullup voltage/5.5V)* ²	300	ns	
	SCL, SDA input fall time	t _{Sf}	20 × (external pullup voltage/5.5V)* ²	300	ns	
	SCL, SDA input spike pulse removal time	t _{SP}	0	1 (4) × t _{IICcyc}	ns	
	SDA input bus free time when wakeup function is disabled	t _{BUF}	3 (6) × t _{IICcyc} + 300	-	ns	
	SDA input bus free time when wakeup function is enabled	t _{BUF}	3 (6) × t _{IICcyc} + 4 × t _{Pcyc} + 300	-	ns	
	START condition input hold time when wakeup function is disabled	t _{STAH}	t _{IICcyc} + 300	-	ns	
	START condition input hold time when wakeup function is enabled	t _{STAH}	1 (5) × t _{IICcyc} + t _{Pcyc} + 300	-	ns	
	Repeated START condition input setup time	t _{STAS}	300	-	ns	
	STOP condition input setup time	t _{STOS}	300	-	ns	
	Data input setup time	t _{SDAS}	t _{IICcyc} + 50	-	ns	
	Data input hold time	t _{SDAH}	0	-	ns	
	SCL, SDA capacitive load	Cb	-	400	pF	

Note: t_{IICcyc}: IIC internal reference clock (IICφ) cycle, t_{Pcyc}: PCLKB cycle.

Note 1. Values in parentheses apply when ICMR3.NF[1:0] is set to 11b while the digital filter is enabled with ICFER.NFE set to 1.

Note 2. Only supported for SCL0 A, SDA0 A.

Must use pins that have a letter appended to their name, for instance "_A", "_B", to indicate group membership. For the IIC Note 3. interface, the AC portion of the electrical characteristics is measured for each group.



 Table 2.26
 IIC timing (2)

 Setting of the SCL0_A, SDA0_A pins is not required with the Port Drive Capability bit in the PmnPFS register.

Parameter		Symbol	Min*1,*2	Мах	Unit	Test conditions
liC	SCL input cycle time	t _{SCL}	6 (12) × t _{IICcyc} + 240	-	ns	Figure 2.42
(Fast mode+) ICFER.FMPE = 1	SCL input high pulse width	t _{SCLH}	3 (6) × t _{IICcyc} + 120	-	ns	
	SCL input low pulse width	t _{SCLL}	3 (6) × t _{IICcyc} + 120	-	ns	
	SCL, SDA input rise time	t _{Sr}	-	120	ns	
	SCL, SDA input fall time	t _{Sf}	-	120	ns	
	SCL, SDA input spike pulse removal time		0	1 (4) × t _{IICcyc}	ns	
	SDA input bus free time when wakeup function is disabled	t _{BUF}	3 (6) × t _{IICcyc} + 120	-	ns	
	SDA input bus free time when wakeup function is enabled	t _{BUF}	3 (6) × t _{IICcyc} + 4 × t _{Pcyc} + 120	-	ns	
	Start condition input hold time when wakeup function is disabled	t _{STAH}	t _{IICcyc} + 120	-	ns	
	START condition input hold time when wakeup function is enabled	t _{STAH}	1 (5) × t _{IICcyc} + t _{Pcyc} + 120	-	ns	
	Restart condition input setup time	t _{STAS}	120	-	ns	
	Stop condition input setup time	t _{STOS}	120	-	ns	
	Data input setup time	t _{SDAS}	t _{IICcyc} + 30	-	ns	
	Data input hold time	t _{SDAH}	0	-	ns	
	SCL, SDA capacitive load	Cb	-	550	pF	

 t_{IICcyc} : IIC internal reference clock (IIC ϕ) cycle, t_{Pcyc} : PCLKB cycle. Note:

Values in parentheses apply when ICMR3.NF[1:0] is set to 11b while the digital filter is enabled with ICFER.NFE set to 1. Note 1.

Cb indicates the total capacity of the bus line. Note 2.





2.4 **ADC12** Characteristics

Alb conversion characteristics for unit 0 (1 of 2) Conditions: PCLKC = 1 to 60 MHz

Parameter			Min	Тур	Max	Unit	Test conditions
Frequency			1	-	60	MHz	-
Analog input capacita	ance		-	-	30	pF	-
Quantization error			-	±0.5	-	LSB	-
Resolution		-	-	12	Bits	-	
Channel-dedicated sample-and-hold circuits in use* ³ (AN000 to AN002)	Conversion time*1 (operation at PCLKC = 60 MHz)	Permissible signal source impedance Max. = 1 kΩ	1.06 (0.4 + 0.25)* ²	-	-	μs	 Sampling of channel- dedicated sample-and-hold circuits in 24 states Sampling in 15 states
	Offset error	·	-	±1.5	±3.5	LSB	AN000 to AN002 = 0.25 V
	Full-scale error		-	±1.5	±3.5	LSB	AN000 to AN002 = VREFH0- 0.25 V
	Absolute accuracy		-	±2.5	±5.5	LSB	-
	DNL pseudo-differen	tial nonlinearity error	-	±1.0	±2.0	LSB	-
	INL integral nonlinea	rity error	-	±1.5	±3.0	LSB	-
	Holding characteristic circuits	cs of sample-and hold	-	-	20	μs	-
	Dynamic range		0.25	-	VREFH0 - 0.25	V	-
Channel-dedicated sample-and-hold circuits not in use	Conversion time*1 (operation at PCLKC = 60 MHz)	Permissible signal source impedance Max. = 1 kΩ	0.48 (0.267)*2	-	-	μs	Sampling in 16 states
(AN000 to AN002)	Offset error		-	±1.0	±2.5	LSB	-
	Full-scale error		-	±1.0	±2.5	LSB	-
	Absolute accuracy	Absolute accuracy		±2.0	±4.5	LSB	-
	DNL pseudo-differential nonlinearity error		-	±0.5	±1.5	LSB	-
	INL integral nonlinearity error		-	±1.0	±2.5	LSB	-
High-precision channels (AN003, AN005,	Conversion time*1 (operation at PCLKC = 60 MHz)	Permissible signal source impedance Max. = 1 kΩ	0.48 (0.267)*2	-	-	μs	Sampling in 16 states
AN006)		Max. = 400 Ω	0.40 (0.183)*2	-	-	μs	Sampling in 11 states VCC = AVCC0 = 3.0 to 3.6 V 3.0 V ≤ VREFH0 ≤ AVCC0
	Offset error		-	±1.0	±2.5	LSB	-
	Full-scale error		-	±1.0	±2.5	LSB	-
	Absolute accuracy		-	±2.0	±4.5	LSB	-
	DNL pseudo-differen	tial nonlinearity error	-	±0.5	±1.5	LSB	-
	INL integral nonlinear	rity error	-	±1.0	±2.5	LSB	-
High-precision channels (AN007)	Conversion time*1 (operation at PCLKC = 60 MHz)	Permissible signal source impedance Max. = $1 \text{k}\Omega$	0.75 (0.533)*2	-	-	μs	Sampling in 32 states
	Offset error	•	-	±1.0	±2.5	LSB	-
	Full-scale error		-	±1.0	±2.5	LSB	-
	Absolute accuracy		-	±2.0	±4.5	LSB	-
	DNL pseudo-differen	tial nonlinearity error	-	±0.5	±1.5	LSB	-
	INL integral nonlinear	rity error	-	±1.0	±2.5	LSB	-



Table 2.27 A/D conversion characteristics for unit 0 (2 of 2) Conditions: PCLKC = 1 to 60 MHz

Parameter			Min	Тур	Мах	Unit	Test conditions
Normal-precision channels (AN016 to AN018, AN020)	Conversion time*1 (Operation at PCLKC = 60 MHz)	Permissible signal source impedance Max. = 1 kΩ	0.88 (0.667)*2	-	-	μs	Sampling in 40 states
	Offset error		-	±1.0	±5.5	LSB	-
	Full-scale error		-	±1.0	±5.5	LSB	-
	Absolute accuracy		-	±2.0	±7.5	LSB	-
	DNL pseudo-different	ial nonlinearity error	-	±0.5	±4.5	LSB	-
	INL integral nonlinear	ity error	-	±1.0	±5.5	LSB	-

Note: These specification values apply when there is no access to the external bus during A/D conversion. If access occurs during A/D conversion, the values might not fall within the indicated ranges.

The use of ports 0 as digital outputs is not allowed when the 12-bit A/D converter is used.

The characteristics apply when AVCC0, AVSS0, VREFH0, VREFH, VREFL0, VREFL, and 12-bit A/D converter input voltage are stable.

Note 1. The conversion time includes the sampling and comparison times. The number of sampling states is indicated for the test conditions.

Note 2. Values in parentheses indicate the sampling time.

Note 3. When simultaneously using channel-dedicated sample-and-hold circuits in unit 0 and unit 1, see Table 2.29.

Table 2.28 A/D conversion characteristics for unit 1 (1 of 2)

Conditions: PCLKC = 1 to 60 MHz

Parameter			Min	Тур	Мах	Unit	Test conditions
Frequency			1	-	60	MHz	-
Analog input capacitance			-	-	30	pF	-
Quantization error			-	±0.5	-	LSB	-
Resolution			-	-	12	Bits	-
Channel-dedicated sample-and-hold circuits in use* ³ (AN100 to AN102)	Conversion time*1 (operation at PCLKC = 60 MHz)	Permissible signal source impedance Max. = 1 kΩ	1.06 (0.4 + 0.25)*2	-	-	μs	 Sampling of channel- dedicated sample-and-hold circuits in 24 states Sampling in 15 states
	Offset error		-	±1.5	±3.5	LSB	AN100 to AN102 = 0.25 V
	Full-scale error		-	±1.5	±3.5	LSB	AN100 to AN102 = VREFH - 0.25 V
	Absolute accuracy		-	±2.5	±5.5	LSB	-
	DNL pseudo-differer	DNL pseudo-differential nonlinearity error		±1.0	±2.0	LSB	-
	INL integral nonlinearity error		-	±1.5	±3.0	LSB	-
	Holding characteristics of sample-and hold circuits		-	-	20	μs	-
	Dynamic range		0.25	-	VREFH - 0.25	V	-
Channel-dedicated sample-and-hold circuits not in use	Conversion time*1 (Operation at PCLKC = 60 MHz)	Permissible signal source impedance Max. = 1 kΩ	0.48 (0.267)*2	-	-	μs	Sampling in 16 states
(AN100 to AN102)	Offset error	•	-	±1.0	±2.5	LSB	-
	Full-scale error		-	±1.0	±2.5	LSB	-
	Absolute accuracy		-	±2.0	±4.5	LSB	-
	DNL pseudo-differer	ntial nonlinearity error	-	±0.5	±1.5	LSB	-
	INL integral nonlinea	arity error	-	±1.0	±2.5	LSB	-



Table 2.28	A/D conversion characteristics for unit 1 (2 of 2)
Conditions: PCL	KC = 1 to 60 MHz

Parameter			Тур	Max	Unit	Test conditions
Conversion time*1 (Operation at PCLKC = 60 MHz)	Permissible signal source impedance Max. = 1 kΩ	0.48 (0.267)*2	-	-	μs	Sampling in 16 states
	Max. = 400 Ω	0.40 (0.183)* ²	-	-	μs	Sampling in 11 states VCC = AVCC0 = 3.0 to 3.6 V 3.0 V ≤ VREFH ≤ AVCC0
Offset error		-	±1.0	±2.5	LSB	-
Full-scale error		-	±1.0	±2.5	LSB	-
Absolute accuracy		-	±2.0	±4.5	LSB	-
DNL pseudo-differer	tial nonlinearity error	-	±0.5	±1.5	LSB	-
INL integral nonlinea	rity error	-	±1.0	±2.5	LSB	-
Conversion time*1 (Operation at PCLKC = 60 MHz)	Permissible signal source impedance Max. = 1 kΩ	0.75 (0.533)*2	-	-	μs	Sampling in 32 states
Offset error		-	±1.0	±2.5	LSB	-
Full-scale error		-	±1.0	±2.5	LSB	-
Absolute accuracy	Absolute accuracy		±2.0	±4.5	LSB	-
DNL pseudo-differen	DNL pseudo-differential nonlinearity error		±0.5	±1.5	LSB	-
INL integral nonlinea	rity error	-	±1.0	±2.5	LSB	-
Conversion time*1 (Operation at PCLKC = 60 MHz)	Permissible signal source impedance Max. = 1 kΩ	0.88 (0.667)*2	-	-	μs	Sampling in 40 states
Offset error		-	±1.0	±5.5	LSB	-
Full-scale error		-	±1.0	±5.5	LSB	-
Absolute accuracy		-	±2.0	±7.5	LSB	-
DNL pseudo-differen	tial nonlinearity error	-	±0.5	±4.5	LSB	-
INL integral nonlinea	rity error	-	±1.0	±5.5	LSB	-
	(Operation at PCLKC = 60 MHz) Offset error Full-scale error Absolute accuracy DNL pseudo-differer INL integral nonlinea Conversion time*1 (Operation at PCLKC = 60 MHz) Offset error Full-scale error Absolute accuracy DNL pseudo-differer INL integral nonlinea Conversion time*1 (Operation at PCLKC = 60 MHz) Offset error Full-scale error Absolute accuracy DNL pseudo-differer Absolute accuracy			$ \begin{array}{ c c c c } \hline Conversion time^{*1} \\ (Operation at PCLKC = 60 MHz) \\ \hline \\ $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

Note: These specification values apply when there is no access to the external bus during A/D conversion. If access occurs during A/D conversion, the values might not fall within the indicated ranges. The use of ports 0 as digital outputs is not allowed when the 12-bit A/D converter is used.

The characteristics apply when AVCC0, AVSS0, VREFH0, VREFH, VREFL0, VREFL, and 12-bit A/D converter input voltage are stable.

Note 1. The conversion time includes the sampling and comparison times. The number of sampling states is indicated for the test conditions.

Note 2. Values in parentheses indicate the sampling time.

Note 3. When simultaneously using channel-dedicated sample-and-hold circuits in unit 0 and unit 1, see Table 2.29.

Table 2.29 A/D conversion characteristics for simultaneous use of channel-dedicated sample-and-hold circuits in unit 0 and unit 1 Conditions: PCLKC = 30/60 MHz

Parameter		Min	Тур	Max	Test conditions
Channel-dedicated sample-and-hold circuits in use	Offset error	-	±1.5	±5.0	PCLKC = 60 MHz
with continious sampling function enabled (AN000 to AN002)	Full-scale error	-	±2.5	±5.0	 Sampling in 15 states
(,	Absolute accuracy	-	±4.0	±8.0	
Channel-dedicated sample-and-hold circuits in use	Offset error	-	±1.5	±5.0	
with continious sampling function enabled (AN100 to AN102)	Full-scale error	-	±2.5	±5.0	
	Absolute accuracy	-	±4.0	±8.0	
Channel-dedicated sample-and-hold circuits in use	Offset error	-	±1.5	±3.5	PCLKC = 30 MHz
with continious sampling function enabled (AN000 to AN002)	Full-scale error	-	±1.5	±3.5	 Sampling in 7 states
(,	Absolute accuracy	-	±3.0	+4.5/-6.5	
Channel-dedicated sample-and-hold circuits in use	Offset error	-	±1.5	±3.5	
with continious sampling function enabled (AN100 to AN102)	Full-scale error	-	±1.5	±3.5	
(Absolute accuracy	-	±3.0	+4.5/-6.5	



Note: When simultaneously using channel-dedicated sample-and-hold circuits in unit 0 and unit 1, setting the ADSHMSR.SHMD bit to 1 is recommended.

Parameter	Min	Тур	Max	Unit	Test conditions
A/D internal reference voltage	1.13	1.18	1.23	V	-
Sampling time	4.15	-	-	μs	-

 Table 2.30
 A/D internal reference voltage characteristics



Figure 2.43 Illustration of ADC12 characteristic terms

Absolute accuracy

Absolute accuracy is the difference between output code based on the theoretical A/D conversion characteristics, and the actual A/D conversion result. When measuring absolute accuracy, the voltage at the midpoint of the width of the analog input voltage (1-LSB width), which can meet the expectation of outputting an equal code based on the theoretical A/D conversion characteristics, is used as the analog input voltage. For example, if 12-bit resolution is used and the reference voltage VREFH0 is 3.072 V, then the 1-LSB width becomes 0.75 mV, and 0 mV, 0.75 mV, and 1.5 mV are used as the analog input voltage is 6 mV, an absolute accuracy of \pm 5 LSB means that the actual A/D conversion result is in the range of 003h to 00Dh, though an output code of 008h can be expected from the theoretical A/D conversion characteristics.

Integral nonlinearity error (INL)

Integral nonlinearity error is the maximum deviation between the ideal line when the measured offset and full-scale errors are zeroed, and the actual output code.

Pseudo-differential nonlinearity error (DNL)

Pseudo-differential nonlinearity error is the difference between the 1-LSB width based on the ideal A/D conversion characteristics and the width of the actual output code.

Offset error

Offset error is the difference between the transition point of the ideal first output code and the actual first output code.

Full-scale error

Full-scale error is the difference between the transition point of the ideal last output code and the actual last output code.

2.5 DAC12 Characteristics

Table 2.31 D/A conversion characteristics

Parameter	Min	Тур	Мах	Unit	Test conditions
Resolution	-	-	12	Bits	-
Without output amplifier					
Absolute accuracy	-	-	±24	LSB	Resistive load 2 $M\Omega$
INL	-	±2.0	±8.0	LSB	Resistive load 2 MΩ
DNL	-	±1.0	±2.0	LSB	-
Output impedance	-	8.5	-	kΩ	-
Conversion time	-	-	3.0	μs	Resistive load 2 MΩ, Capacitive load 20 pF
Output voltage range	0	-	VREFH	V	-
With output amplifier			1	1	
INL	-	±2.0	±4.0	LSB	-
DNL	-	±1.0	±2.0	LSB	-
Conversion time	-	-	4.0	μs	-
Resistive load	5	-	-	kΩ	-
Capacitive load	-	-	50	pF	-
Output voltage range	0.2	-	VREFH - 0.2	V	-

2.6 TSN Characteristics

Table 2.32TSN characteristics

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Relative accuracy	-	-	±1.0	-	°C	-
Temperature slope	-	-	4.0	-	mV/°C	-
Output voltage (at 25°C)	-	-	1.24	-	V	-
Temperature sensor start time	t _{START}	-	-	30	μs	-
Sampling time	-	4.15	-	-	μs	-

2.7 OSC Stop Detect Characteristics

Table 2.33 Oscillation stop detection circuit characteristics

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Detection time	t _{dr}	-	-	1	ms	Figure 2.44





Figure 2.44 Oscillation stop detection timing

2.8 POR and LVD Characteristics

Table 2.34	Power-on reset circuit and voltage detection circuit characteristics
	i onor on root on our and voltage deteotion on our onaracteriorio

Parameter			Symbol	Min	Тур	Мах	Unit	Test conditions
Voltage detection level	Power-on reset (POR)	DPSBYCR.DEEPCUT[1:0] = 00b or 01b	V _{POR}	2.5	2.6	2.7	V	Figure 2.45
		DPSBYCR.DEEPCUT[1:0] = 11b		1.8	2.25	2.7		
	Voltage detection	V _{det0_1}	2.84	2.94	3.04		Figure 2.46	
		V _{det0_2}	2.77	2.87	2.97			
			V _{det0_3}	2.70	2.80	2.90		
	Voltage detection	V _{det1_1}	2.89	2.99	3.09	-	Figure 2.47	
		V _{det1_2}	2.82	2.92	3.02			
			V _{det1_3}	2.75	2.85	2.95		
	Voltage detection	Voltage detection circuit (LVD2)			2.99	3.09		Figure 2.48
			V _{det2_1} V _{det2_2}	2.82	2.92	3.02		
		V _{det2_3}	2.75	2.85	2.95			
nternal reset time	Power-on reset ti	t _{POR}	-	4.5	-	ms	Figure 2.45	
	LVD0 reset time	t _{LVD0}	-	0.51	-		Figure 2.46	
	LVD1 reset time		t _{LVD1}	-	0.38	-		Figure 2.47
	LVD2 reset time		t _{LVD2}	-	0.38	-		Figure 2.48
Minimum VCC dow	n time*1		t _{VOFF}	200	-	-	μs	Figure 2.45, Figure 2.46
Response delay		t _{det}	-	-	200	μs	Figure 2.45 t Figure 2.48	
VD operation stab	ilization time (after	LVD is enabled)	t _{d(E-A)}	-	-	10	μs	Figure 2.47,
Hysteresis width (L	VD1 and LVD2)		V _{LVH}	-	70	-	mV	Figure 2.48

Note 1. The minimum VCC down time indicates the time when VCC is below the minimum value of voltage detection levels V_{POR} , V_{det1} , and V_{det2} for POR and LVD.

RENESAS







Figure 2.46 Voltage detection circuit timing (V_{det0})





Figure 2.47 Voltage detection circuit timing (V_{det1})



Figure 2.48 Voltage detection circuit timing (V_{det2})



2.9 ACMPHS Characteristics

Table 2.35 ACMPHS characteristics

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Reference voltage range	VREF	0	-	AVCC0	V	-
Input voltage range	VI	0	-	AVCC0	V	-
Output delay*1	Td	-	50	100	ns	VI = VREF ± 100 mV
Internal reference voltage	Vref	1.13	1.18	1.23	V	-

Note 1. This value is the internal propagation delay.

2.10 PGA Characteristics

Table 2.36 PGA characteristics in single mode

Parameter	Symbol	Min	Тур	Мах	Unit
PGAVSS input voltage range	PGAVSS	0	-	0	V
	AIN0 (G = 2.000)	0.050 × AVCC0	-	0.45 × AVCC0	V
	AIN1 (G = 2.500)	0.047 × AVCC0	-	0.360 × AVCC0	V
	AIN2 (G = 2.667)	0.046 × AVCC0	-	0.337 × AVCC0	V
	AIN3 (G = 2.857)	0.046 × AVCC0	-	0.32 × AVCC0	V
	AIN4 (G = 3.077)	0.045 × AVCC0	-	0.292 × AVCC0	V
	AIN5 (G = 3.333)	0.044 × AVCC0	-	0.265 × AVCC0	V
	AIN6 (G = 3.636)	0.042 × AVCC0	-	0.247 × AVCC0	V
	AIN7 (G = 4.000)	0.040 × AVCC0	-	0.212 × AVCC0	V
	AIN8 (G = 4.444)	0.036 × AVCC0	-	0.191 × AVCC0	V
	AIN9 (G = 5.000)	0.033 × AVCC0	-	0.17 × AVCC0	V
	AIN10 (G = 5.714)	0.031 × AVCC0	-	0.148 × AVCC0	V
	AIN11 (G = 6.667)	0.029 × AVCC0	-	0.127 × AVCC0	V
	AIN12 (G = 8.000)	0.027 × AVCC0	-	0.09 × AVCC0	V
	AIN13 (G = 10.000)	0.025 × AVCC0	-	0.08 × AVCC0	V
	AIN14 (G = 13.333)	0.023 × AVCC0	-	0.06 × AVCC0	V
Gain error	Gerr0 (G = 2.000)	-1.0	-	1.0	%
	Gerr1 (G = 2.500)	-1.0	-	1.0	%
	Gerr2 (G = 2.667)	-1.0	-	1.0	%
	Gerr3 (G = 2.857)	-1.0	-	1.0	%
	Gerr4 (G = 3.077)	-1.0	-	1.0	%
	Gerr5 (G = 3.333)	-1.5	-	1.5	%
	Gerr6 (G = 3.636)	-1.5	-	1.5	%
	Gerr7 (G = 4.000)	-1.5	-	1.5	%
	Gerr8 (G = 4.444)	-2.0	-	2.0	%
	Gerr9 (G = 5.000)	-2.0	-	2.0	%
	Gerr10 (G = 5.714)	-2.0	-	2.0	%
	Gerr11 (G = 6.667)	-2.0	-	2.0	%
	Gerr12 (G = 8.000)	-2.0	-	2.0	%
	Gerr13 (G = 10.000)	-2.0	-	2.0	%
	Gerr14 (G = 13.333)	-2.0	-	2.0	%
Offset error	Voff	-8	-	8	mV



Parameter		Symbol	Min	Тур	Max	Unit
PGAVSS input voltage range		PGAVSS	-0.5	-	0.3	V
Pseudo-differential	G = 1.500	AIN-PGAVSS	-0.5	-	0.5	V
input voltage range	G = 2.333		-0.4	-	0.4	V
	G = 4.000		-0.2	-	0.2	V
	G = 5.667		-0.15	-	0.15	V
Gain error	G = 1.500	Gerr	-1.0	-	1.0	%
	G = 2.333		-1.0	-	1.0	
	G = 4.000		-1.0	-	1.0	
	G = 5.667		-1.0	-	1.0	

 Table 2.37
 PGA characteristics in pseudo-differential mode

2.11 Flash Memory Characteristics

2.11.1 Code Flash Memory Characteristics

Table 2.38 Code flash memory characteristics

Conditions: Program or erase: FCLK = 4 to 60 MHz

Read: FCLK ≤ 60 MHz

			F	CLK = 4	MHz	20 MHz	z ≤ FCLK	≤ 60 MHz		Test
Parameter		Symbol	Min	Тур	Max	Min	Тур	Max	Unit	conditions
Programming time	128-byte	t _{P128}	-	0.75	13.2	-	0.34	6.0	ms	
$N_{PEC} \le 100 \text{ times}$	8-KB	t _{P8K}	-	49	176	-	22	80	ms	
	32-KB	t _{P32K}	-	194	704	-	88	320	ms	
Programming time	128-byte	t _{P128}	-	0.91	15.8	-	0.41	7.2	ms	
N _{PEC} > 100 times	8-KB	t _{P8K}	-	60	212	-	27	96	ms	
	32-KB	t _{P32K}	-	234	848	-	106	384	ms	
Erasure time	8-KB	t _{E8K}	-	78	216	-	43	120	ms	
$N_{PEC} \le 100 \text{ times}$	32-KB	t _{E32K}	-	283	864	-	157	480	ms	
Erasure time N _{PEC} > 100 times	8-KB	t _{E8K}	-	94	260	-	52	144	ms	
	32-KB	t _{E32K}	-	341	1040	-	189	576	ms	
Reprogramming/eras	sure cycle*4	N _{PEC}	10000*1	-	-	10000*1	-	-	Times	
Suspend delay durin	g programming	t _{SPD}	-	-	264	-	-	120	μs	
First suspend delay of suspend priority mod	0	t _{SESD1}	-	-	216	-	-	120	μs	
Second suspend del erasure in suspend p	, 0	t _{SESD2}	-	-	1.7	-	-	1.7	ms	
Suspend delay durin erasure priority mode	-	t _{SEED}	-	-	1.7	-	-	1.7	ms	
Forced stop command		t _{FD}	-	-	32	-	-	20	μs	
Data hold time*2		t _{DRP}	10* ^{2, *3}	-	-	10* ^{2, *3}	-	-	Years	
			30*2, *3	-	-	30*2, *3	-	-		Ta = +85°C

Note 1. This is the minimum number of times to guarantee all the characteristics after reprogramming. The guaranteed range is from 1 to the minimum value.

Note 2. This indicates the minimum value of the characteristic when reprogramming is performed within the specified range.

Note 3. This result is obtained from reliability testing.

Note 4. The reprogram/erase cycle is the number of erasures for each block. When the reprogram/erase cycle is n times (n = 10000), erasing can be performed n times for each block. For example, when 128-byte programming is performed 64 times for different addresses in 8-KB blocks, and then the entire block is erased, the reprogram/erase cycle is counted as one. However, programming the same address several times as one erasure is not enabled. Overwriting is prohibited.

Suspension during progra	mmina
FCU command	Program X Suspend X
FSTATR0.FRDY	Ready Not Ready Ready
Programming pulse	Programming
Suspension during erasur	e in suspend priority mode
FCU command	Erase Suspend Resume Suspend tseso1
FSTATR0.FRDY	Ready Not Ready
Erasure pulse	Erasing Erasing
Suspension during erasur	e in erasure priority mode
FCU command	Erase Suspend
FSTATR0.FRDY	Ready Not Ready
Erasure pulse	Erasing
Forced Stop	
FACI command	Forced Stop
FSTATR.FRDY	Not Ready Ready

Figure 2.49 Suspension and forced stop timing for flash memory programming and erasure



2.11.2 **Data Flash Memory Characteristics**

Table 2.39Data flash memory characteristicsConditions: Program or erase: FCLK = 4 to 60 MHz

Read: FCLK ≤ 60 MHz

			FCL	.K = 4 M	Hz	20 MHz :	20 MHz ≤ FCLK ≤ 60 MHz			Test
Parameter		Symbol	Min	Тур	Мах	Min	Тур	Max	Unit	conditions
Programming time	4-byte	t _{DP4}	-	0.36	3.8	-	0.16	1.7	ms	
	8-byte	t _{DP8}	-	0.38	4.0	-	0.17	1.8		
	16-byte	t _{DP16}	-	0.42	4.5	-	0.19	2.0		
Erasure time	64-byte	t _{DE64}	-	3.1	18	-	1.7	10	ms	
	128-byte	t _{DE128}	-	4.7	27	-	2.6	15		
	256-byte	t _{DE256}	-	8.9	50	-	4.9	28		
Blank check time	4-byte	t _{DBC4}	-	-	84	-	-	30	μs	
Reprogramming/erasu	re cycle*1	N _{DPEC}	125000*2	-	-	125000* ²	-	-	-	
Suspend delay during programming	4-byte	t _{DSPD}	-	-	264	-	-	120	μs	
	8-byte		-	-	264	-	-	120		
	16-byte		-	-	264	-	-	120		
First suspend delay	64-byte	t _{DSESD1}	-	-	216	-	-	120	μs	
during erasure in suspend priority mode	128-byte		-	-	216	-	-	120		
	256-byte		-	-	216	-	-	120		
Second suspend	64-byte	t _{DSESD2}	-	-	300	-	-	300	μs	
delay during erasure in suspend priority	128-byte		-	-	390	-	-	390		
mode	256-byte		-	-	570	-	-	570		
Suspend delay during	64-byte	t _{DSEED}	-	-	300	-	-	300	μs	
erasing in erasure priority mode	128-byte		-	-	390	-	-	390		
phoney mode	256-byte		-	-	570	-	-	570		
Forced stop command		t _{FD}	-	-	32	-	-	20	μs	
Data hold time* ³		t _{DRP}	10*3,*4	-	-	10*3,*4	-	-	Year	
			30*3,*4	-	-	30*3,*4	-	-		Ta = +85°C

Note 1. The reprogram/erase cycle is the number of erasures for each block. When the reprogram/erase cycle is n times (n = 125000), erasing can be performed n times for each block. For example, when 4-byte programming is performed 16 times for different addresses in 64-byte blocks, and then the entire block is erased, the reprogram/erase cycle is counted as one. However, programming the same address several times as one erasure is not enabled. Overwriting is prohibited.

This is the minimum number of times to guarantee all the characteristics after reprogramming. The guaranteed range is from 1 Note 2. to the minimum value.

Note 3. This indicates the minimum value of the characteristic when reprogramming is performed within the specified range.

This result is obtained from reliability testing. Note 4.

2.12 **Boundary Scan**

Table 2.40 Boundary scan characteristics (1 of 2)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
TCK clock cycle time	t _{TCKcyc}	100	-	-	ns	Figure 2.50
TCK clock high pulse width	t _{тскн}	45	-	-	ns	
TCK clock low pulse width	t _{TCKL}	45	-	-	ns	
TCK clock rise time	t _{TCKr}	-	-	5	ns	
TCK clock fall time	t _{TCKf}	-	-	5	ns	



Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
TMS setup time	t _{TMSS}	20	-	-	ns	Figure 2.51
TMS hold time	t _{TMSH}	20	-	-	ns	
TDI setup time	t _{TDIS}	20	-	-	ns	
TDI hold time	t _{TDIH}	20	-	-	ns	
TDO data delay	t _{TDOD}	-	-	40	ns	
Boundary scan circuit startup time*1	T _{BSSTUP}	t _{RESWP}	-	-	-	Figure 2.52

Table 2.40Boundary scan characteristics (2 of 2)

Note 1. Boundary scan does not function until the power-on reset becomes negative.







Figure 2.51 Boundary scan input/output timing



Figure 2.52 Boundary scan circuit startup timing



2.13 Joint Test Action Group (JTAG)

Table 2.41 JTAG

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
TCK clock cycle time	t _{TCKcyc}	40	-	-	ns	Figure 2.50
TCK clock high pulse width	t _{тскн}	15	-	-	ns	
TCK clock low pulse width	t _{TCKL}	15	-	-	ns	
TCK clock rise time	t _{TCKr}	-	-	5	ns	
TCK clock fall time	t _{TCKf}	-	-	5	ns	
TMS setup time	t _{TMSS}	8	-	-	ns	Figure 2.51
TMS hold time	t _{TMSH}	8	-	-	ns	
TDI setup time	t _{TDIS}	8	-	-	ns	
TDI hold time	t _{TDIH}	8	-	-	ns	
TDO data delay time	t _{TDOD}	-	-	20	ns	











2.14 Serial Wire Debug (SWD)

Table 2.42 SWD

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
SWCLK clock cycle time	t _{SWCKcyc}	40	-	-	ns	Figure 2.55
SWCLK clock high pulse width	t _{swcкн}	15	-	-	ns	
SWCLK clock low pulse width	t _{SWCKL}	15	-	-	ns	
SWCLK clock rise time	t _{SWCKr}	-	-	5	ns	
SWCLK clock fall time	t _{SWCKf}	-	-	5	ns	
SWDIO setup time	t _{SWDS}	8	-	-	ns	Figure 2.56
SWDIO hold time	t _{SWDH}	8	-	-	ns	
SWDIO data delay time	t _{SWDD}	2	-	28	ns	



Figure 2.55 SWD SWCLK timing







Embedded Trace Macro Interface (ETM) 2.15

 Table 2.43
 ETM

 Conditions: High drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
TCLK clock cycle time	t _{TCLKcyc}	33.3	-	-	ns	Figure 2.57
TCLK clock high pulse width	t _{TCLKH}	13.6	-	-	ns	
TCLK clock low pulse width	t _{TCLKL}	13.6	-	-	ns	
TCLK clock rise time	t _{TCLKr}	-	-	3	ns	
TCLK clock fall time	t _{TCLKf}	-	-	3	ns	
TDATA[3:0] output setup time	t _{TRDS}	3.5	-	-	ns	Figure 2.58
TDATA[3:0] output hold time	t _{TRDH}	2.5	-	-	ns	



Figure 2.57 **ETM TCLK timing**



Figure 2.58 **ETM** output timing



Appendix 1.Package Dimensions

Information on the latest version of the package dimensions or mountings is shown in "Packages" on the Renesas Electronics Corporation website.



Figure 1.1 100-pin LQFP









Revision History

RA6T1 Group Datasheet

Rev.	Date	Chapter	Summary
1.00	May 29, 2020	-	First Edition issued
1.10	Feb 24, 2022	-	Second Edition issued
1.20	Mar 3, 2023	-	Third Edition issued

Proprietary Notice

All text, graphics, photographs, trademarks, logos, artwork and computer code, collectively known as content, contained in this document is owned, controlled or licensed by or to Renesas, and is protected by trade dress, copyright, patent and trademark laws, and other intellectual property rights and unfair competition laws. Except as expressly provided herein, no part of this document or content may be copied, reproduced, republished, posted, publicly displayed, encoded, translated, transmitted or distributed in any other medium for publication or distribution or for any commercial enterprise, without prior written consent from Renesas.

Arm[®] and Cortex[®] are registered trademarks of Arm Limited. CoreSight[™] is a trademark of Arm Limited.

CoreMark® is a registered trademark of the Embedded Microprocessor Benchmark Consortium.

Magic Packet[™] is a trademark of Advanced Micro Devices, Inc.

SuperFlash[®] is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Other brands and names mentioned in this document may be the trademarks or registered trademarks of their respective holders.



General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power is supplied until the power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/