

## RL78/F23, F24

R01DS0446EJ0120

Rev.1.20

## RENESAS MCU

Dec 31, 2025

The RL78/F23, F24 microcontrollers are ideal for realizing future highly reliable smart actuators and sensors, as well as low-end body ECUs. RL78/F23, F24 products are designed according to ISO 26262 and support functional safety (FuSa) up to ASIL B. They support up to the EVITA-Light security standard or more. An AES crypto module can handle key lengths of up to 256 bits and supports secure boot and authentication. To further boost the calculation performance for BLDC (FOC) motor control and DC/DC control systems, RL78/F23, F24 is equipped with the unique application accelerator IP to offload complex trigonometric and arithmetic processing.


Please refer to the **User's Manual: Hardware (R01UH0944EJ)** for product details.

## 1. OVERVIEW

### 1.1 Features

- Minimum instruction execution time can be changed from high speed (0.025  $\mu$ s: @ 40 MHz operation with high-speed on-chip oscillator clock or PLL clock) to ultra low-speed (66.6  $\mu$ s: @ 15 kHz operation with low-speed on-chip oscillator clock)
- General-purpose register: 8 bits  $\times$  32 registers (8 bits  $\times$  8 registers  $\times$  4 banks)
- ROM: 128 KB / 256 KB
- RAM: 12 KB / 24 KB
- Data flash memory: 8 KB / 16 KB
- High-speed on-chip oscillator clock  
Selectable from 40 MHz (Typ.), 32 MHz (Typ.), 20 MHz (Typ.), 16 MHz (Typ.), 8 MHz (Typ.), 4 MHz (Typ.), and 2 MHz (Typ.) (Selectable from 80 MHz (Typ.) and 64 MHz (Typ.) when using Timer RDe and RS-CANFD lite <sup>Note 1</sup>)
- Low-speed on-chip oscillator clock: 15 kHz  $\times$  2 ch (one for WWDT and one for CPU and peripherals other than WWDT)
- On-chip PLL
- On-chip single-power-supply flash memory (with prohibition of block erase/writing function)
- Self-programming (with boot swap function/flash shield window function)
- On-chip debug function
- On-chip power-on-reset (POR) circuit and voltage detector (LVD)
- On-chip watchdog timer (operable with the dedicated low-speed on-chip oscillator clock)
- Multiply/divide/multiply & accumulate instructions are supported  
16 bits  $\times$  16 bits = 32 bits (Unsigned or signed)  
32 bits  $\div$  32 bits = 32 bits (Unsigned)  
16 bits  $\times$  16 bits + 32 bits = 32 bits (Unsigned or signed)
- On-chip BCD adjustment
- I/O ports: 28 to 92 (including one input-only pin)
- Timer
  - 16-bit timer array unit: 12 channels / 16 channels
  - 16-bit timer RDe: 2 channels (with PWMOPA and Dithering / Gate function)
  - 16-bit timer RJ: 1 channel
  - Watchdog timer: 1 channel
  - Real-time clock: 1 channel
- 12-bit resolution A/D converter: 10 to 31 channels

- Application accelerator unit
- Serial interface
  - CSI
  - UART/UART (LIN-bus supported)
  - LIN module (master/slave supported)
  - I<sup>2</sup>C/simplified I<sup>2</sup>C
  - CAN interface (RS-CANFD lite) <sup>Note 2</sup>
- DTC (Max. 44 sources)
- ELC (Max. 26 channels for event link source, Max. 10 channels for event link destination) <sup>Note 2</sup>
- 8-bit D/A converter <sup>Note 2</sup>
- On-chip comparator: 1 unit (input pin: 4 channels) <sup>Note 2</sup>
- On-chip key interrupt function
- On-chip clock output/buzzer output controller
- Functional safety (CRC calculation, Clock monitor, AD test, etc.)
- ASIL level: ASIL-B
- Security functions (Secure boot, Crypto engine (AES-128, 192, 256), Random Number Generator (TRNG))
- Power supply voltage: V<sub>DD</sub> = 2.7 to 5.5 V
- Operating ambient temperature:
  - TA = -40°C to 105°C (Grade-3)
  - TA = -40°C to 125°C (Grade-4)
  - TA = -40°C to 150°C (Grade-5)



RL78/F23, F24 Block Diagram (Outline)

- Notes**
1. f<sub>IH</sub> cannot be used as a RS-CANFD lite communication clock.
  2. Only available in the RL78/F24.
  3. FOC: Field Oriented Control (BLDC motor vector control method)

### Applications

General automotive electrical applications (motor control, door control, headlight control, etc.), motorcycle engine control.

## 1.2 Product Lineup

Table 1-1. RL78/F23, F24 Lineup (Grade-3)

	Operating Temperature (T <sub>A</sub> )	Package	Pin	RL78/F23	RL78/F24
				Code Flash / Data Flash / RAM 128KB / 8KB / 12KB	Code Flash / Data Flash / RAM 256KB / 16KB / 24KB
<R>	-40°C to 105°C	HWQFN	32	R7F123FBG3ANP-C	R7F124FBJ3ANP-C
			48	R7F123FGG3AFB-C	R7F124FGJ3AFB-C
<R>		LFQFP	64	R7F123FLG3AFB-C	R7F124FLJ3AFB-C
			80	R7F123FMG3AFB-C	R7F124FMJ3AFB-C
			100	—	R7F124FPJ3AFB-C

Table 1-2. RL78/F23, F24 Lineup (Grade-4)

	Operating Temperature (T <sub>A</sub> )	Package	Pin	RL78/F23	RL78/F24
				Code Flash / Data Flash / RAM 128KB / 8KB / 12KB	Code Flash / Data Flash / RAM 256KB / 16KB / 24KB
<R>	-40°C to 125°C	HWQFN	32	R7F123FBG4ANP-C	R7F124FBJ4ANP-C
			48	R7F123FGG4AFB-C	R7F124FGJ4AFB-C
<R>		LFQFP	64	R7F123FLG4AFB-C	R7F124FLJ4AFB-C
			80	R7F123FMG4AFB-C	R7F124FMJ4AFB-C
			100	—	R7F124FPJ4AFB-C

Table 1-3. RL78/F23, F24 Lineup (Grade-5) <sup>Note</sup>

	Operating Temperature (T <sub>A</sub> )	Package	Pin	RL78/F23	RL78/F24
				Code Flash / Data Flash / RAM 128KB / 8KB / 12KB	Code Flash / Data Flash / RAM 256KB / 16KB / 24KB
<R>	-40°C to 150°C	HWQFN	32	R7F123FBG5ANP-C	R7F124FBJ5ANP-C
			48	R7F123FGG5AFB-C	R7F124FGJ5AFB-C
<R>		LFQFP	64	R7F123FLG5AFB-C	R7F124FLJ5AFB-C
			80	R7F123FMG5AFB-C	R7F124FMJ5AFB-C
			100	—	R7F124FPJ5AFB-C

**Note** To order grade-5 specification, please provide the order code and the application temperature mission profile for verification to Renesas Support.

## 1.3 Function Overview

### 1.3.1 RL78/F24 Functions List

**Table 1-4. RL78/F24 Functions List (1/2)**

Function Items			Series Name	R7F124FPJ	R7F124FMJ	R7F124FLJ	R7F124FGJ	R7F124FBJ
			Pin Count	100 pins	80 pins	64 pins	48 pins	32 pins
Code flash				256 KB				
Data flash				16 KB				
RAM				24 KB				
Supply voltage range				2.7 V to 5.5 V				
Maximum operation frequency				40 MHz				
System clock	Main system clock oscillator	Crystal / ceramic / square wave	2 to 20 MHz (operating at 2.7 V to 5.5 V)					
	High-speed on-chip oscillator	Normal high accuracy	40 MHz (typ.)					
	Low-speed on-chip oscillator	For low-speed operation	15 kHz (typ.)					
	Subsystem clock oscillator		32.768 kHz <sup>Note 6</sup>				None	
	PLL		Yes					
Clock for peripherals	Low-speed on-chip oscillator	For peripherals other than WDT	15 kHz (typ.)					
		For WDT	15 kHz (typ.)					
POR		When power supply is rising	1.56 V (typ.)					
		When power supply is falling	1.55 V (typ.)					
LVD	V <sub>DD</sub> voltage detection	When power supply is rising	2.81 V (typ.) to 4.74 V (typ.) (in 6 steps)					
		When power supply is falling	2.75 V (typ.) to 4.64 V (typ.) (in 6 steps)					
Functional safety <sup>Note 7</sup>	WWDT (window watchdog timer)		Yes					
	Flash memory fast CRC operation function		Yes					
	General purpose CRC operation		Yes					
	Flash memory ECC function		Yes					
	RAM 1-bit error correction function		Yes					
	RAM 2-bit error detection function		Yes					
	RS-CANFD lite RAM 1-bit error correction function		Yes					
	RS-CANFD lite RAM 2-bit error detection function		Yes					
	Invalid memory access detection function		Yes					
	Frequency detection function		Yes					
	Clock monitor function		Yes					
	Stack pointer monitor function		Yes					
	A/D test function		Yes					
I/O ports	Input/Output	CMOS	86 ch	68 ch	52 ch	38 ch	25 ch	
	Output	CMOS	1 ch				None	
	Input	Shared with oscillator pins	4 ch <sup>Note 6</sup>				2 ch	
		Input only	1ch					
Power supply pins	For internal circuits		V <sub>DD</sub> , V <sub>SS</sub> , REGC					
	For I/O ports		EV <sub>DD0</sub> , EV <sub>SS0</sub> EV <sub>DD1</sub> , EV <sub>SS1</sub>	EV <sub>DD0</sub> , EV <sub>SS0</sub>			None	
	For analog circuits (AD, DA, COMP)		V <sub>DD</sub> , V <sub>SS</sub> (AV <sub>REFP</sub> , AV <sub>REFM</sub> for AD)					
Multiply/divide and multiply-accumulate functions	Multiply		16 bits × 16 bits (signed)					
			16 bits × 16 bits (unsigned)					
	Divide		32 bits ÷ 32 bits (unsigned)					
			16 bits × 16 bits + 32 bits (signed)					
	Multiply-accumulate		16 bits × 16 bits + 32 bits (signed)					
			16 bits × 16 bits + 32 bits (unsigned)					
Arithmetic instructions (extended instruction set)		Yes						
Vectored interrupt sources	External		16 ch <sup>Notes 4, 5</sup>	16 ch <sup>Notes 4, 5</sup>	15 ch <sup>Notes 3, 5</sup>	14 ch <sup>Note 2</sup>	10 ch <sup>Note 1</sup>	
	Internal		53 ch <sup>Note 4</sup>	53 ch <sup>Note 4</sup>	53 ch <sup>Note 3</sup>	53 ch <sup>Note 2</sup>	53 ch <sup>Note 1</sup>	
Key return detection				8 ch				6 ch
DTC				44 sources				43 sources
Timer	TAU		16 bits (8 ch × 2)					
	RTC		1 ch					
	Timer RJ		16 bits × 1					
	Timer RDe		16 bits × 2 (with PWMOPA and dithering / gate function)					

(Notes are listed on the next page.)

Table 1-4. RL78/F24 Functions List (2/2)

Function Items		Series Name Pin Count	R7F124FPJ 100 pins	R7F124FMJ 80 pins	R7F124FLJ 64 pins	R7F124FGJ 48 pins	R7F124FBJ 32 pins
Serial I/F	CSI / simplified I <sup>2</sup> C / UART		4 ch / 4 ch / 2 ch				3 ch / 3 ch / 2 ch
	SPI		Yes				
	Multimaster I <sup>2</sup> C		1 ch				
	LIN/UART module (RLIN3)		2 ch				
A/D converter 12 bit	CAN interface (RS-CANFD lite)		1 ch				
	High speed		16 ch	16 ch	16 ch	13 ch	8 ch
	Normal speed		15 ch	9 ch	8 ch	6 ch	2 ch
	Internal		1 ch (Internal reference voltage)				
D/A converter	8-bit		1 ch				
Comparator			1 unit (input 4 ch)				
ELC			Link source: 26 ch Link destination: 10 ch				
PCLBUZ			1 ch				None
Application accelerator unit			Yes				
Self-programming			Yes				
On-chip debug	Trace		Yes				
	Hot plug-in		Yes				
Option byte			Yes				
Security functions	AESEA		ECB/CBC mode and CMAC (AES-128, 192, 256)				
	Random number generator (TRNG)		Yes				

- Notes 1.** The following pairs of internal and external sources are each counted as a single source in this number: INTP4 and INTSPM, INTP5 and INTCMP0.
- 2.** The following pairs of internal and external sources are each counted as a single source in this number: INTP4 and INTSPM, INTP5 and INTCMP0, INTP6 and INTTM11H, INTP7 and INTTM13H, INTP8 and INTRTC, INTP9 and INTTM01H.
- 3.** The following pairs of internal and external sources are each counted as a single source in this number: INTP4 and INTSPM, INTP5 and INTCMP0, INTP6 and INTTM11H, INTP7 and INTTM13H, INTP8 and INTRTC, INTP9 and INTTM01H, INTP10 and INTTM03H.
- 4.** The following pairs of internal and external sources are each counted as a single source in this number: INTP4 and INTSPM, INTP5 and INTCMP0, INTP6 and INTTM11H, INTP7 and INTTM13H, INTP8 and INTRTC, INTP9 and INTTM01H, INTP10 and INTTM03H, INTP13 and INTCLM.
- 5.** Both sources in the following pairs are counted as a single source in this number: INTP11 and INTLIN0WUP, INTP12 and INTLIN1WUP.
- 6.** Do not use the XT1 and XT2 pin functions in grade-5 products.
- 7.** These functions are provided but they are not Safety Mechanism.
- Illegal instruction execution detection function
  - SFR/RAM guard function
  - I/O port output signal level detection function

## 1.3.2 RL78/F23 Functions List

Table 1-5. RL78/F23 Functions List (1/2)

Function Items			Series Name	R7F123FMG	R7F123FLG	R7F123FGG	R7F123FBG
			Pin Count	80 pins	64 pins	48 pins	32 pins
Code flash				128 KB			
Data flash				8 KB			
RAM				12 KB			
Supply voltage range				2.7 V to 5.5 V			
Maximum operation frequency				40 MHz			
System clock	Main system clock oscillator	Crystal / ceramic / square wave	2 to 20 MHz (operating at 2.7 V to 5.5 V)				
	High-speed on-chip oscillator	Normal high accuracy	40 MHz (typ.)				
	Low-speed on-chip oscillator	For low-speed operation	15 kHz (typ.)				
	Subsystem clock oscillator		32.768 kHz <sup>Note 6</sup>			None	
	PLL		Yes				
Clock for peripherals	Low-speed on-chip oscillator	For peripherals other than WDT	15 kHz (typ.)				
		For WDT	15 kHz (typ.)				
POR		When power supply is rising	1.56 V (typ.)				
		When power supply is falling	1.55 V (typ.)				
LVD	V <sub>DD</sub> voltage detection	When power supply is rising	2.81 V (typ.) to 4.74 V (typ.) (in 6 steps)				
		When power supply is falling	2.75 V (typ.) to 4.64 V (typ.) (in 6 steps)				
Functional safety <sup>Note 7</sup>	WWDT (window watchdog timer)		Yes				
	Flash memory fast CRC operation function		Yes				
	General purpose CRC operation		Yes				
	Flash memory ECC function		Yes				
	RAM 1-bit error correction function		Yes				
	RAM 2-bit error detection function		Yes				
	Invalid memory access detection function		Yes				
	Frequency detection function		Yes				
	Clock monitor function		Yes				
	Stack pointer monitor function		Yes				
A/D test function		Yes					
I/O ports	Input/Output	CMOS	68 ch	52 ch	38 ch	25 ch	
	Output	CMOS	1 ch			None	
	Input	Shared with oscillator pins	4ch <sup>Note 6</sup>				2 ch
		Input only	1 ch				
Power supply pins	For internal circuits		V <sub>DD</sub> , V <sub>SS</sub> , REGC				
	For I/O ports		EV <sub>DD0</sub> , EV <sub>SS0</sub>			None	
	For analog circuits (AD)		V <sub>DD</sub> , V <sub>SS</sub> (AV <sub>REFP</sub> , AV <sub>REFM</sub> for AD)				
Multiply/divide and multiply-accumulate functions	Multiply	16 bits × 16 bits (signed)					
		16 bits × 16 bits (unsigned)					
	Divide	32 bits ÷ 32 bits (unsigned)					
	Multiply-accumulate	16 bits × 16 bits + 32 bits (signed)					
		16 bits × 16 bits + 32 bits (unsigned)					
Arithmetic instructions (extended instruction set)		Yes					
Vectored interrupt sources	External		15 ch <sup>Note 4, 5</sup>	14 ch <sup>Note 3, 5</sup>	12 ch <sup>Note 2</sup>	8 ch <sup>Note 1</sup>	
	Internal		38 ch <sup>Note 4</sup>	38 ch <sup>Note 3</sup>	38 ch <sup>Note 2</sup>	38 ch <sup>Note 1</sup>	
Key return detection			8 ch				6 ch
DTC			36 sources				35 sources
Timer	TAU		16 bits (8 ch + 4 ch)				
	RTC		1 ch				
	Timer RJ		16 bits × 1				
	Timer RDe		16 bits × 2 (with PWMOPA and dithering / gate function)				

(Notes are listed on the next page.)

Table 1-5. RL78/F23 Functions List (2/2)


Function Items		Series Name	R7F123FMG	R7F123FLG	R7F123FGG	R7F123FBG
		Pin Count	80 pins	64 pins	48 pins	32 pins
Serial I/F	CSI/simplified I <sup>2</sup> C /UART		4 ch / 4 ch / 2 ch			3 ch / 3 ch / 2 ch
	SPI		Yes			
	Multimaster I <sup>2</sup> C		1 ch			
	LIN/UART module (RLIN3)		1 ch			
	CAN interface (RS-CANFD lite)		None			
A/D converter 12 bit	High Speed		16 ch	16 ch	13 ch	8 ch
	Normal Speed		9 ch	8 ch	6 ch	2 ch
	Internal		1 ch (Internal reference voltage)			
D/A converter	8-bit		None			
Comparator			None			
ELC			None			
PCLBUZ			1 ch			None
Application accelerator unit			Yes			
Self-programming			Yes			
On-chip debug	Trace		Yes			
	Hot plug-in		Yes			
Option byte			Yes			
Security Functions	AESEA		ECB/CBC mode and CMAC (AES-128, 192, 256)			
	Random Number Generator (TRNG)		Yes			

- Notes 1.** The following pairs of internal and external sources are each counted as a single source in this number: INTP4 and INTSPM.
- 2.** The following pairs of internal and external sources are each counted as a single source in this number: INTP4 and INTSPM, INTP6 and INTTM11H, INTP7 and INTTM13H, INTP8 and INTRTC, INTP9 and INTTM01H.
- 3.** The following pairs of internal and external sources are each counted as a single source in this number: INTP4 and INTSPM, INTP6 and INTTM11H, INTP7 and INTTM13H, INTP8 and INTRTC, INTP9 and INTTM01H, INTP10 and INTTM03H.
- 4.** The following pairs of internal and external sources are each counted as a single source in this number: INTP4 and INTSPM, INTP6 and INTTM11H, INTP7 and INTTM13H, INTP8 and INTRTC, INTP9 and INTTM01H, INTP10 and INTTM03H, INTP13 and INTCLM.
- 5.** INTP11 and INTLIN0WUP are counted as a single source because using them at the same time is not possible.
- 6.** Do not use the XT1 and XT2 pin functions in grade-5 products.
- 7.** These functions are provided but they are not Safety Mechanism.
- Illegal instruction execution detection function
  - SFR/RAM guard function
  - I/O port output signal level detection function

## 1.4 Block Diagram


### 1.4.1 RL78/F24: Block Diagram of R7F124FPJ 100-pin Products

Figure 1-1. Block Diagram of RL78/F24 100-pin Product



## 1.4.2 RL78/F24: Block Diagram of R7F124FMJ 80-pin Products


Figure 1-2. Block Diagram of RL78/F24 80-pin Product






## 1.4.3 RL78/F24: Block Diagram of R7F124FLJ 64-pin Products

Figure 1-3. Block Diagram of RL78/F24 64-pin Product




## 1.4.4 RL78/F24: Block Diagram of R7F124FGJ 48-pin Products

Figure 1-4. Block Diagram of RL78/F24 48-pin Product




## 1.4.5 RL78/F24: Block Diagram of R7F124FBJ 32-pin Products

Figure 1-5. Block Diagram of RL78/F24 32-pin Product




## 1.4.6 RL78/F23: Block Diagram of R7F123FMG 80-pin Products

Figure 1-6. Block Diagram of RL78/F23 80-pin Product




## 1.4.7 RL78/F23: Block Diagram of R7F123FLG 64-pin Products

Figure 1-7. Block Diagram of RL78/F23 64-pin Product




## 1.4.8 RL78/F23: Block Diagram of R7F123FGG 48-pin Products

Figure 1-8. Block Diagram of RL78/F23 48-pin Product



## 1.4.9 RL78/F23: Block Diagram of R7F123FBG 32-pin Products

Figure 1-9. Block Diagram of RL78/F23 32-pin Product




## 1.5 Pin Configurations

### 1.5.1 RL78/F24 Pin Configuration for 100-pin Products

- RL78/F24: 100-pin Plastic QFP (Fine Pitch) (14 × 14)

Figure 1-10. RL78/F24 Pin Configuration for 100-pin Products

<R>




**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection registers (PIORx). Only the STOPST function of P52 can be assigned via settings in the STOP status output control register (STPSTC).



### 1.5.2 RL78/F24 Pin Configuration for 80-pin Products

- RL78/F24: 80-pin Plastic QFP (Fine Pitch) (12 × 12)

**Figure 1-11. RL78/F24 Pin Configuration for 80-pin Products**



**Caution** Do not use the XT1 and XT2 pin functions in grade-5 products.


**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection registers (PIORx). Only the STOPST function of P52 can be assigned via settings in the STOP status output control register (STPSTC).

### 1.5.3 RL78/F23 Pin Configuration for 80-pin Products

- RL78/F23: 80-pin Plastic QFP (Fine Pitch) (12 × 12)

Figure 1-12. RL78/F23 Pin Configuration for 80-pin Products

<R>




**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection registers (PIORx). Only the STOPST function of P52 can be assigned via settings in the STOP status output control register (STPSTC).

#### 1.5.4 RL78/F24 Pin Configuration for 64-pin Products

- RL78/F24: 64-pin Plastic QFP (Fine Pitch) (10 × 10)

**Figure 1-13. RL78/F24 Pin Configuration for 64-pin Products**



**Caution** Do no use the XT1 and XT2 pin functions in grade-5 products.


**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection registers (PIORx). Only the STOPST function of P52 can be assigned via settings in the STOP status output control register (STPSTC).

### 1.5.5 RL78/F23 Pin Configuration for 64-pin Products

- RL78/F23: 64-pin Plastic QFP (Fine Pitch) (10 × 10)

Figure 1-14. RL78/F23 Pin Configuration for 64-pin Products

<R>




**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection registers (PIORx). Only the STOPST function of P52 can be assigned via settings in the STOP status output control register (STPSTC).

### 1.5.6 RL78/F24 Pin Configuration for 48-pin Products

- RL78/F24: 48-pin Plastic QFP

Figure 1-15. RL78/F24 Pin Configuration for 48-pin Products

<R>




**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection registers (PIORx).

## 1.5.7 RL78/F23 Pin Configuration for 48-pin Products

- RL78/F23: 48-pin Plastic QFP

Figure 1-16. RL78/F23 Pin Configuration for 48-pin Products

&lt;R&gt;




**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection registers (PIORx).

### 1.5.8 RL78/F24 Pin Configuration for 32-pin Products

- RL78/F24: 32-pin Plastic QFN

Figure 1-17. RL78/F24 Pin Configuration for 32-pin Products

<R>




**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection registers (PIORx).

## 1.5.9 RL78/F23 Pin Configuration for 32-pin Products

- RL78/F23: 32-pin Plastic QFN

Figure 1-18. RL78/F23 Pin Configuration for 32-pin Products

&lt;R&gt;



**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection registers (PIORx).



## 2. PIN FUNCTIONS

### 2.1 Pin Function List

Pin I/O buffer power supplies depend on the product. **Table 2-1** shows the relationship between these power supplies and the pins. EV<sub>DD</sub> indicates EV<sub>DD0</sub> and EV<sub>DD1</sub>.

**Table 2-1. Pin I/O Buffer Power Supplies**

#### (1) 32-pin, and 48-pin products

Power Supply	Corresponding Pins
V <sub>DD</sub>	All pins

#### (2) 64-pin products

Power Supply	Corresponding Pins
EV <sub>DD0</sub>	<ul style="list-style-type: none"> <li>Port pins other than P33, P34, P80 to P87, P90 to P96, P121 to P124, and P137</li> </ul>
V <sub>DD</sub>	<ul style="list-style-type: none"> <li>P33, P34, P80 to P87, P90 to P96, P121 to P124, and P137</li> <li>Pins other than port pins</li> </ul>

#### (3) 80-pin products

Power Supply	Corresponding Pins
EV <sub>DD0</sub>	<ul style="list-style-type: none"> <li>Port pins other than P33, P34, P80 to P87, P90 to P97, P121 to P124, and P137</li> </ul>
V <sub>DD</sub>	<ul style="list-style-type: none"> <li>P33, P34, P80 to P87, P90 to P97, P121 to P124, and P137</li> <li>Pins other than port pins</li> </ul>

#### (4) 100-pin products

Power Supply	Corresponding Pins
EV <sub>DD0</sub> , EV <sub>DD1</sub>	<ul style="list-style-type: none"> <li>Port pins other than P33, P34, P80 to P87, P90 to P97, P100 to P105, P121 to P124, and P137</li> </ul>
V <sub>DD</sub>	<ul style="list-style-type: none"> <li>P33, P34, P80 to P87, P90 to P97, P100 to P105, P121 to P124, and P137</li> <li>Pins other than port pins</li> </ul>

This subchapter describes the 100-pin products of RL78/F24 and the 80-pin products of RL78/F23 as examples.

## 2.1.1 RL78/F24 100-pin Products

(1/2)

Function Name	I/O	Function	After Reset	Alternate Function
P00	I/O	Port 0 Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	(TI05)/(TO05)/INTP9
P01				(TI04)/(TO04)
P02				(TI06)/(TO06)
P03				(RTC1HZ)
P10	I/O	Port 1 Input of P10, P11, P13, P14, P16, and P17 can be set to TTL input buffer. Use of an on-chip pull-up resistor can be specified by a software setting. Output from P10 to P17 can be set to N-ch open-drain output. For input to P10, P11, P13, P14, P16, and P17, the threshold level can be specified.	Input port	TI13/TO13/TRJ00/SCK10/SCL10/LTXD1/CTXD0
P11				TI12/TO12/(TRDIOB0)/SI10/SDA10/RXD1/LRXD1/CRXD0
P12				TI11/TO11/(TRDIOB0)/INTP5/SO10/TXD1/SNZOUT3
P13				TI04/TO04/TRDIOA0/TRDCLK0/SI01/SDA01/LTXD0
P14				TI06/TO06/TRDIOC0/SCK01/SCL01/LRXD0
P15				TI05/TO05/TRDIOA1/(TRDIOA0)/(TRDCLK0)/SO00/TXD0/TOOLTXD/RTC1HZ
P16				TI02/TO02/TRDIOC1/SI00/SDA00/RXD0/TOOLRXD
P17				TI00/TO00/TRDIOB1/SCK00/SCL00/INTP3
P30	I/O	Port 3 Input of P30 can be set to TTL input buffer. P33 and P34 can be set to analog input. Output from P32 can be set to N-ch open-drain output. For input to P30 to P32, use of an on-chip pull-up resistor can be specified by a software setting. For input to P30, the threshold level can be specified.	Input port	TI01/TO01/TRDIOB1/SSI00/INTP2/SNZOUT0
P31				TI14/TO14/STOPST/(INTP2)
P32				TI16/TO16/(SO11)/INTP7
P33			Analog input port	AVREFP/ANI6
P34			Analog input port	AVREFM/ANI7
P40	I/O	Port 4 Use of an on-chip pull-up resistor can be specified by a software setting. For input to P41 and P43, the threshold level can be specified.	Input port	TOOL0
P41				TI10/TO10/TRJIO0/TRD0RES/(SI10)/(RXD1)/VCOUT0/SNZOUT2
P42				(LTXD0)
P43				(LRXD0)
P44				(TI07)/(TO07)
P45				(TI10)/(TO10)
P46				(TI12)/(TO12)
P47				INTP13
P50	I/O	Port 5 Input of P54 can be set to TTL input buffer. Use of an on-chip pull-up resistor can be specified by a software setting. For input to P50 and P52 to P54, the threshold level can be specified.	Input port	(SSI01)/(INTP3)
P51				(SO01)/INTP11
P52				(SCK01)/(STOPST)
P53				(SI01)/INTP10
P54				(TI11)/(TO11)/SSI10
P55				(TI13)/(TO13)
P56				(TI15)/(TO15)/(SNZOUT1)
P57				(TI17)/(TO17)/(SNZOUT0)
P60	I/O	Port 6 Input of P62 and P63 can be set to TTL input buffer. Use of an on-chip pull-up resistor can be specified by a software setting. Output from P60 to P63 can be set to N-ch open-drain output. For input to P60 to P63, the threshold level can be specified.	Input port	(TO01)/(SCK00)/(SCL00)
P61				(TO02)/(SI00)/(SDA00)/(RXD0)
P62				(TO03)/(SO00)/(TXD0)/SCLA0
P63				(TO07)/(SSI00)/SDAA0
P64				(TI14)/(TO14)/(SNZOUT3)
P65				(TI16)/(TO16)/(SNZOUT2)
P66				(TI00)/(TO00)
P67				(TI02)/(TO02)

**Remark** Functions in parentheses in the above table can be assigned via settings in the peripheral I/O redirection registers (PIORx). Only the STOPST function of P52 can be assigned via settings in the STOP status output control register (STPSTC).

(2/2)

Function Name	I/O	Function	After Reset	Alternate Function
P70	I/O	Port 7 Input of P70, P71, and P73 can be set to TTL input buffer. P70 to P74 can be set to analog input. Use of an on-chip pull-up resistor can be specified by a software setting. Output from P70 to P72 can be set to N-ch open-drain output. For input to P70, P71, P73, and P75 to P77, the threshold level can be specified.	Analog input port	ANI26/KR0/TI15/TO15/INTP8/SI11/SDA11/SNZOUT4
P71				ANI27/KR1/TI17/TO17/INTP6/SCK11/SCL11/SNZOUT5
P72				ANI28/KR2/(CTXD0)/SO11/SNZOUT6
P73				ANI29/KR3/(CRXD0)/SSI11/SNZOUT7
P74				ANI30/KR4/(SO10)/(TXD1)
P75			Input port	KR5/(SI10)/(RXD1)
P76				KR6/(SCK10)
P77				KR7/(SSI10)/INTP12
P80	I/O	Port 8 P80 to P87 can be set to analog input.	Analog input port	ANI0/ANO0
P81				ANI1
P82				ANI2/IVCMP00
P83				ANI3/IVCMP01
P84				ANI4/IVCMP02
P85				ANI5/IVCMP03/IVREF0
P86				ANI8
P87				ANI9
P90	I/O	Port 9 P90 to P97 can be set to analog input.	Analog input port	ANI10
P91				ANI11
P92				ANI12
P93				ANI13
P94				ANI14
P95				ANI15
P96				ANI16
P97				ANI17
P100	I/O	Port 10 P100 to P105 can be set to analog input. For P106 and P107, use of an on-chip pull-up resistor can be specified by a software setting. For input to P107, the threshold level can be specified.	Analog input port	ANI18
P101				ANI19
P102				ANI20
P103				ANI21
P104				ANI22
P105				ANI23
P106			Input port	(LTXD1)
P107				(LRXD1)
P120	I/O	Port 12 Input of P125 can be set to TTL input buffer. P120 and P125 can be set to analog input. For P120 and P125 to P127, use of an on-chip pull-up resistor can be specified by a software setting. Output from P120 can be set to N-ch open-drain output. For input to P120 and P125, the threshold level can be specified.	Analog input port	ANI25/TI07/TO07/TRDIOD0/SO01/(SCK10)/(LTXD1)/INTP4
P121	Input		Input port	X1
P122				X2/EXCLK
P123				XT1
P124				XT2/EXCLKS
P125	I/O		Analog input port	ANI24/TI03/TO03/TRDIOD0/SSI01/(LRXD1)/INTP1/SNZOUT1
P126				Input port
P127			(TI03)/(TO03)	
P130	Output	Port 13	Output port	RESOUT
P137	Input		Input port	INTP0
P140	I/O	Port 14 Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	TRD1RES/PCLBUZ0
P150	I/O	Port 15 Use of an on-chip pull-up resistor can be specified by a software setting. For input to P150, P152, and P153, the threshold level can be specified.	Input port	(SSI11)
P151				(SO11)
P152				(SI11)
P153				(SCK11)
P154				(SNZOUT7)
P155				(SNZOUT6)
P156				(SNZOUT5)
P157				(SNZOUT4)

**Remark** Functions in parentheses in the above table can be assigned via settings in the peripheral I/O redirection registers (PIORx).

## 2.1.2 RL78/F23 80-pin Products

(1/2)

Function Name	I/O	Function	After Reset	Alternate Function
P00	I/O	Port 0 Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	(TI05)/(TO05)/INTP9
P01				(TI04)/(TO04)
P02				(TI06)/(TO06)
P10	I/O	Port 1 Input of P10, P11, P13, P14, P16, and P17 can be set to TTL input buffer. Use of an on-chip pull-up resistor can be specified by a software setting. Output from P10 to P17 can be set to N-ch open-drain output. For input to P10, P11, P13, P14, P16, and P17, the threshold level can be specified.	Input port	TI13/TO13/TRJ00/SCK10/SCL10
P11				TI12/TO12/(TRDIOB0)/SI10/SDA10/RXD1
P12				TI11/TO11/(TRDIOD0)/INTP5/SO10/TXD1/SNZOUT3
P13				TI04/TO04/TRDIOA0/TRDCLK0/SI01/SDA01/LTXD0
P14				TI06/TO06/TRDIOC0/SCK01/SCL01/LRXD0
P15				TI05/TO05/TRDIOA1/(TRDIOA0)/(TRDCLK0)/SO00/TXD0/TOOLTXD/RTC1HZ
P16				TI02/TO02/TRDIOC1/SI00/SDA00/RXD0/TOOLRXD
P17				TI00/TO00/TRDIOB1/SCK00/SCL00/INTP3
P30	I/O	Port 3 Input of P30 can be set to TTL input buffer. P33 and P34 can be set to analog input. Output from P32 can be set to N-ch open-drain output. For input to P30 to P32, use of an on-chip pull-up resistor can be specified by a software setting. For input to P30, the threshold level can be specified.	Input port	TI01/TO01/TRDIOD1/SSI00/INTP2/SNZOUT0
P31				STOPST/(INTP2)
P32				(SO11)/INTP7
P33			Analog input port	AVREFP/ANI6
P34				AVREFM/ANI7
P40	I/O	Port 4 Use of an on-chip pull-up resistor can be specified by a software setting. For input to P41 and P43, the threshold level can be specified.	Input port	TOOL0
P41				TI10/TO10/TRJIO0/TRD0RES/(SI10)/(RXD1)/SNZOUT2
P42				(LTXD0)
P43				(LRXD0)
P44				(TI07)/(TO07)
P45				(TI10)/(TO10)
P46				(TI12)/(TO12)
P47				INTP13
P50	I/O	Port 5 Use of an on-chip pull-up resistor can be specified by a software setting. For input to P50 and P52 to P54, the threshold level can be specified. Input of P54 can be set to TTL input buffer.	Input port	(SSI01)/(INTP3)
P51				(SO01)/INTP11
P52				(SCK01)/(STOPST)
P53				(SI01)/INTP10
P54				(TI11)/(TO11)/SSI10
P55				(TI13)/(TO13)
P56				(SNZOUT1)
P57				(SNZOUT0)
P60	I/O	Port 6 Input of P62 and P63 can be set to TTL input buffer. Use of an on-chip pull-up resistor can be specified by a software setting. Output from P60 to P63 can be set to N-ch open-drain output. For input to P60 to P63, the threshold level can be specified.	Input port	(TO01)/(SCK00)/(SCL00)
P61				(TO02)/(SI00)/(SDA00)/(RXD0)
P62				(TO03)/(SO00)/(TXD0)/SCLA0
P63				(TO07)/(SSI00)/SDAA0
P64				(SNZOUT3)
P65				(SNZOUT2)
P66				(TI00)/(TO00)
P67				(TI02)/(TO02)

**Remark** Functions in parentheses in the above table can be assigned via settings in the peripheral I/O redirection registers (PIORx). Only the STOPST function of P52 can be assigned via settings in the STOP status output control register (STPSTC).

(2/2)

Function Name	I/O	Function	After Reset	Alternate Function
P70	I/O	Port 7 Input of P70, P71, and P73 can be set to TTL input buffer. P70 to P74 can be set to analog input. Use of an on-chip pull-up resistor can be specified by a software setting. Output from P70 to P72 can be set to N-ch open-drain output. For input to P70, P71, P73, and P75 to P77, the threshold level can be specified.	Analog input port	ANI26/KR0/INTP8/SI11/SDA11/SNZOUT4
P71				ANI27/KR1/INTP6/SCK11/SCL11/SNZOUT5
P72				ANI28/KR2/SO11/SNZOUT6
P73				ANI29/KR3/SSI11/SNZOUT7
P74				ANI30/KR4/(SO10)/(TXD1)
P75			Input port	KR5/(SI10)/(RXD1)
P76				KR6/(SCK10)
P77				KR7/(SSI10)/INTP12
P80	I/O	Port 8 P80 to P87 can be set to analog input.	Analog input port	ANI0
P81				ANI1
P82				ANI2
P83				ANI3
P84				ANI4
P85				ANI5
P86				ANI8
P87				ANI9
P90	I/O	Port 9 P90 to P97 can be set to analog input.	Analog input port	ANI10
P91				ANI11
P92				ANI12
P93				ANI13
P94				ANI14
P95				ANI15
P96				ANI16
P97				ANI17
P120	I/O	Port 12 Input of P125 can be set to TTL input buffer. P120 and P125 can be set to analog input. For P120, P125, and P126, use of an on-chip pull-up resistor can be specified by a software setting. Output from P120 can be set to N-ch open-drain output. For input to P120 and P125, the threshold level can be specified.	Analog input port	ANI25/TI07/TO07/TRDIOD0/SO01/(SCK10)/INTP4
P121	Input		Input port	X1
P122				X2/EXCLK
P123				XT1
P124				XT2/EXCLKS
P125	I/O		Analog input port	ANI24/TI03/TO03/TRDIOD0/SSI01/INTP1/SNZOUT1
P126			Input port	(TI01)/(TO01)
P130	Output		Port 13	Output port
P137	Input	Input port		INTP0
P140	I/O	Port 14 Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	TRD1RES/PCLBUZ0

**Remark** Functions in parentheses in the above table can be assigned via settings in the peripheral I/O redirection registers (PIORx).

### 2.1.3 Pins for Each Product (pins other than port pins)

This subchapter shows the pins other than the ports shown in **Table 2-2** and **Table 2-3** for each product.

“√” indicates the pin that is provided in the product and “—” indicates the pin that is not provided.

**Table 2-2. List of RL78/F24 Pins Other than Port Pins (1/5)**

Pin Function	I/O	Function	Pin Count				
			100-pin	80-pin	64-pin	48-pin	32-pin
ANI0	Input	A/D converter analog input (high-speed)	√	√	√	√	√
ANI1	Input		√	√	√	√	√
ANI2	Input		√	√	√	√	√
ANI3	Input		√	√	√	√	√
ANI4	Input		√	√	√	√	√
ANI5	Input		√	√	√	√	√
ANI6	Input		√	√	√	√	√
ANI7	Input		√	√	√	√	√
ANI8	Input		√	√	√	√	—
ANI9	Input		√	√	√	√	—
ANI10	Input		√	√	√	√	—
ANI11	Input		√	√	√	√	—
ANI12	Input		√	√	√	√	—
ANI13	Input		√	√	√	—	—
ANI14	Input		√	√	√	—	—
ANI15	Input		√	√	√	—	—
ANI16	Input	A/D converter analog input (normal-speed)	√	√	√	—	—
ANI17	Input		√	√	—	—	—
ANI18	Input		√	—	—	—	—
ANI19	Input		√	—	—	—	—
ANI20	Input		√	—	—	—	—
ANI21	Input		√	—	—	—	—
ANI22	Input		√	—	—	—	—
ANI23	Input		√	—	—	—	—
ANI24	Input		√	√	√	√	√
ANI25	Input		√	√	√	√	√
ANI26	Input		√	√	√	√	—
ANI27	Input		√	√	√	√	—
ANI28	Input		√	√	√	√	—
ANI29	Input		√	√	√	√	—
ANI30	Input		√	√	√	—	—
IVCMP00	Input	Comparator analog voltage input	√	√	√	√	√
IVCMP01	Input		√	√	√	√	√
IVCMP02	Input		√	√	√	√	√
IVCMP03	Input		√	√	√	√	√
IVREF0	Input	Comparator reference voltage input	√	√	√	√	√

Table 2-2. List of RL78/F24 Pins Other than Port Pins (2/5)

Pin Function	I/O	Function	Pin Count				
			100-pin	80-pin	64-pin	48-pin	32-pin
KR0	Input	Key interrupt input	√	√	√	√	√
KR1	Input		√	√	√	√	√
KR2	Input		√	√	√	√	√
KR3	Input		√	√	√	√	√
KR4	Input		√	√	√	√	√
KR5	Input		√	√	√	√	√
KR6	Input		√	√	√	√	—
KR7	Input		√	√	√	√	—
ANO0	Output	D/A converter output	√	√	√	√	√
VCOUT0	Output	Comparator output	√	√	√	√	√
TI00	Input	16-bit timer 00 input	√	√	√	√	√
TI01	Input	16-bit timer 01 input (8-bit mode available)	√	√	√	√	√
TI02	Input	16-bit timer 02 input	√	√	√	√	√
TI03	Input	16-bit timer 03 input (8-bit mode available)	√	√	√	√	√
TI04	Input	16-bit timer 04 input	√	√	√	√	√
TI05	Input	16-bit timer 05 input	√	√	√	√	√
TI06	Input	16-bit timer 06 input	√	√	√	√	√
TI07	Input	16-bit timer 07 input	√	√	√	√	√
TI10	Input	16-bit timer 10 input	√	√	√	√	√
TI11	Input	16-bit timer 11 input (8-bit mode available)	√	√	√	√	√
TI12	Input	16-bit timer 12 input	√	√	√	√	√
TI13	Input	16-bit timer 13 input (8-bit mode available)	√	√	√	√	√
TI14	Input	16-bit timer 14 input	√	√	√	√	—
TI15	Input	16-bit timer 15 input	√	√	√	√	—
TI16	Input	16-bit timer 16 input	√	√	√	√	—
TI17	Input	16-bit timer 17 input	√	√	√	√	—
TO00	Output	16-bit timer 00 output	√	√	√	√	√
TO01	Output	16-bit timer 01 output (8-bit mode available)	√	√	√	√	√
TO02	Output	16-bit timer 02 output	√	√	√	√	√
TO03	Output	16-bit timer 03 output (8-bit mode available)	√	√	√	√	√
TO04	Output	16-bit timer 04 output	√	√	√	√	√
TO05	Output	16-bit timer 05 output	√	√	√	√	√
TO06	Output	16-bit timer 06 output	√	√	√	√	√
TO07	Output	16-bit timer 07 output	√	√	√	√	√
TO10	Output	16-bit timer 10 output	√	√	√	√	√
TO11	Output	16-bit timer 11 output (8-bit mode available)	√	√	√	√	√
TO12	Output	16-bit timer 12 output	√	√	√	√	√
TO13	Output	16-bit timer 13 output (8-bit mode available)	√	√	√	√	√
TO14	Output	16-bit timer 14 output	√	√	√	√	—
TO15	Output	16-bit timer 15 output	√	√	√	√	—
TO16	Output	16-bit timer 16 output	√	√	√	√	—
TO17	Output	16-bit timer 17 output	√	√	√	√	—

Table 2-2. List of RL78/F24 Pins Other than Port Pins (3/5)

Pin Function	I/O	Function	Pin Count				
			100-pin	80-pin	64-pin	48-pin	32-pin
TRJIO0	I/O	Timer RJ input/output	√	√	√	√	√
TRJO0	Output	Timer RJ output	√	√	√	√	√
TRDCLK0	Input	Timer RDe external clock input	√	√	√	√	√
TRDIOA0	I/O	Timer RDe0 input/output	√	√	√	√	√
TRDIOB0	I/O		√	√	√	√	√
TRDIOC0	I/O		√	√	√	√	√
TRDIOD0	I/O		√	√	√	√	√
TRDIOA1	I/O	Timer RDe1 input/output	√	√	√	√	√
TRDIOB1	I/O		√	√	√	√	√
TRDIOC1	I/O		√	√	√	√	√
TRDIOD1	I/O		√	√	√	√	√
TRD0RES	Input	Timer RDe0 external timer counter clear trigger input	√	√	√	√	√
TRD1RES	Input	Timer RDe1 external timer counter clear trigger input	√	√	√	√	—
RXD0	Input	Serial data input to UART0	√	√	√	√	√
RXD1	Input	Serial data input to UART1	√	√	√	√	√
TXD0	Output	Serial data output from UART0	√	√	√	√	√
TXD1	Output	Serial data output from UART1	√	√	√	√	√
SCLA0	I/O	Clock input/output for IICA0	√	√	√	√	√
SCL00	Output	Clock output from simplified I <sup>2</sup> C	√	√	√	√	√
SCL01	Output		√	√	√	√	√
SCL10	Output		√	√	√	√	√
SCL11	Output		√	√	√	√	—
SDAA0	I/O	Serial data input/output for IICA0	√	√	√	√	√
SDA00	I/O	Serial data input/output for simplified I <sup>2</sup> C	√	√	√	√	√
SDA01	I/O		√	√	√	√	√
SDA10	I/O		√	√	√	√	√
SDA11	I/O		√	√	√	√	—
SCK00	I/O	Clock input/output for CSI00	√	√	√	√	√
SCK01	I/O	Clock input/output for CSI01	√	√	√	√	√
SCK10	I/O	Clock input/output for CSI10	√	√	√	√	√
SCK11	I/O	Clock input/output for CSI11	√	√	√	√	—
SI00	Input	Serial data input to CSI00	√	√	√	√	√
SI01	Input	Serial data input to CSI01	√	√	√	√	√
SI10	Input	Serial data input to CSI10	√	√	√	√	√
SI11	Input	Serial data input to CSI11	√	√	√	√	—
SO00	Output	Serial data output from CSI00	√	√	√	√	√
SO01	Output	Serial data output from CSI01	√	√	√	√	√
SO10	Output	Serial data output from CSI10	√	√	√	√	√
SO11	Output	Serial data output from CSI11	√	√	√	√	—
SSI00	Input	Slave select input to CSI00 (SPI00)	√	√	√	√	√
SSI01	Input	Slave select input to CSI01 (SPI01)	√	√	√	√	√
SSI10	Input	Slave select input to CSI10 (SPI10)	√	√	√	—	—
SSI11	Input	Slave select input to CSI11 (SPI11)	√	√	√	√	—



Table 2-2. List of RL78/F24 Pins Other than Port Pins (4/5)

Pin Function	I/O	Function	Pin Count				
			100-pin	80-pin	64-pin	48-pin	32-pin
CRXD0	Input	Serial data input to CAN	√	√	√	√	√
CTXD0	Output	Serial data output from CAN	√	√	√	√	√
LRXD0	Input	Serial data input to LIN	√	√	√	√	√
LRXD1	Input		√	√	√	√	√
LTXD0	Output	Serial data output from LIN	√	√	√	√	√
LTXD1	Output		√	√	√	√	√
INTP0	Input	External interrupt input	√	√	√	√	√
INTP1	Input		√	√	√	√	√
INTP2	Input		√	√	√	√	√
INTP3	Input		√	√	√	√	√
INTP4	Input		√	√	√	√	√
INTP5	Input		√	√	√	√	√
INTP6	Input		√	√	√	√	—
INTP7	Input		√	√	√	√	—
INTP8	Input		√	√	√	√	—
INTP9	Input		√	√	√	√	—
INTP10	Input		√	√	√	—	—
INTP11	Input		√	√	√	—	—
INTP12	Input		√	√	√	—	—
INTP13	Input		√	√	—	—	—
PCLBUZ0	Output	Clock output/buzzer output 0	√	√	√	√	—
RESOUT	Output	Reset output	√	√	√	√	—
STOPST	Output	STOP status output	√	√	√	√	—
SNZOUT0	Output	SNOOZE status output	√	√	√	√	√
SNZOUT1	Output		√	√	√	√	√
SNZOUT2	Output		√	√	√	√	√
SNZOUT3	Output		√	√	√	√	√
SNZOUT4	Output		√	√	√	√	—
SNZOUT5	Output		√	√	√	√	—
SNZOUT6	Output		√	√	√	√	—
SNZOUT7	Output		√	√	√	√	—
RTC1HZ	Output	Real-time clock correction clock (1 Hz) output	√	√	√	√	√

Table 2-2. List of RL78/F24 Pins Other than Port Pins (5/5)

Pin Function	I/O	Function	Pin Count				
			100-pin	80-pin	64-pin	48-pin	32-pin
EXCLK	Input	External clock input for main system clock	√	√	√	√	√
EXCLKS	Input	External clock input for subsystem clock	√	√	√	√	—
X1	—	Resonator connection for main system clock	√	√	√	√	√
X2	—		√	√	√	√	√
XT1 <sup>Note</sup>	—	Resonator connection for subsystem clock	√	√	√	√	—
XT2 <sup>Note</sup>	—		√	√	√	√	—
RESET	Input	External reset input	√	√	√	√	√
REGC	—	Regulator output stabilization capacitance connection for internal operation. Connect to V <sub>SS</sub> via the capacitor (0.47 to 1 μF).	√	√	√	√	√
V <sub>DD</sub>	—	Positive power supply for the P33, P34, P80 to P87, P90 to P97, P100 to P105, P121 to P124, P137, and RESET pins	√	√	√	√	√
EV <sub>DD0</sub>	—	Positive power supply for the pins that are not connected to V <sub>DD</sub>	√	√	√	—	—
EV <sub>DD1</sub>	—		√	—	—	—	—
AV <sub>REFP</sub>	Input	A/D converter reference voltage (+ side) input	√	√	√	√	√
AV <sub>REFM</sub>	Input	A/D converter reference voltage (- side) input	√	√	√	√	√
V <sub>SS</sub>	—	Ground potential for the P33, P34, P80 to P87, P90 to P97, P100 to P105, P121 to P124, P137, and RESET pins	√	√	√	√	√
EV <sub>SS0</sub>	—	Ground potential for the pins that are not connected to V <sub>SS</sub>	√	√	√	—	—
EV <sub>SS1</sub>	—		√	—	—	—	—
TOOLRXD	Input	UART reception pin for the external device connection used during flash memory programming	√	√	√	√	√
TOOLTxD	Output	UART transmission pin for the external device connection used during flash memory programming	√	√	√	√	√
TOOL0	I/O	Data input/output for flash memory programmer/debugger	√	√	√	√	√

**Note** Do not use the XT1 and XT2 pin functions in grade-5 products.

Table 2-3. List of RL78/F23 Pins Other than Port Pins (1/5)

Pin Function	I/O	Function	Pin Count			
			80-pin	64-pin	48-pin	32-pin
ANI0	Input	A/D converter analog input (high-speed)	√	√	√	√
ANI1	Input		√	√	√	√
ANI2	Input		√	√	√	√
ANI3	Input		√	√	√	√
ANI4	Input		√	√	√	√
ANI5	Input		√	√	√	√
ANI6	Input		√	√	√	√
ANI7	Input		√	√	√	√
ANI8	Input		√	√	√	—
ANI9	Input		√	√	√	—
ANI10	Input		√	√	√	—
ANI11	Input		√	√	√	—
ANI12	Input		√	√	√	—
ANI13	Input		√	√	—	—
ANI14	Input		√	√	—	—
ANI15	Input		√	√	—	—
ANI16	Input	A/D converter analog input (normal-speed)	√	√	—	—
ANI17	Input		√	—	—	—
ANI24	Input		√	√	√	√
ANI25	Input		√	√	√	√
ANI26	Input		√	√	√	—
ANI27	Input		√	√	√	—
ANI28	Input		√	√	√	—
ANI29	Input		√	√	√	—
ANI30	Input		√	√	—	—
KR0	Input	Key interrupt input	√	√	√	√
KR1	Input		√	√	√	√
KR2	Input		√	√	√	√
KR3	Input		√	√	√	√
KR4	Input		√	√	√	√
KR5	Input		√	√	√	√
KR6	Input		√	√	√	—
KR7	Input		√	√	√	—

Table 2-3. List of RL78/F23 Pins Other than Port Pins (2/5)

Pin Function	I/O	Function	Pin Count			
			80-pin	64-pin	48-pin	32-pin
TI00	Input	16-bit timer 00 input	√	√	√	√
TI01	Input	16-bit timer 01 input (8-bit mode available)	√	√	√	√
TI02	Input	16-bit timer 02 input	√	√	√	√
TI03	Input	16-bit timer 03 input (8-bit mode available)	√	√	√	√
TI04	Input	16-bit timer 04 input	√	√	√	√
TI05	Input	16-bit timer 05 input	√	√	√	√
TI06	Input	16-bit timer 06 input	√	√	√	√
TI07	Input	16-bit timer 07 input	√	√	√	√
TI10	Input	16-bit timer 10 input	√	√	√	√
TI11	Input	16-bit timer 11 input (8-bit mode available)	√	√	√	√
TI12	Input	16-bit timer 12 input	√	√	√	√
TI13	Input	16-bit timer 13 input (8-bit mode available)	√	√	√	√
TO00	Output	16-bit timer 00 output	√	√	√	√
TO01	Output	16-bit timer 01 output (8-bit mode available)	√	√	√	√
TO02	Output	16-bit timer 02 output	√	√	√	√
TO03	Output	16-bit timer 03 output (8-bit mode available)	√	√	√	√
TO04	Output	16-bit timer 04 output	√	√	√	√
TO05	Output	16-bit timer 05 output	√	√	√	√
TO06	Output	16-bit timer 06 output	√	√	√	√
TO07	Output	16-bit timer 07 output	√	√	√	√
TO10	Output	16-bit timer 10 output	√	√	√	√
TO11	Output	16-bit timer 11 output (8-bit mode available)	√	√	√	√
TO12	Output	16-bit timer 12 output	√	√	√	√
TO13	Output	16-bit timer 13 output (8-bit mode available)	√	√	√	√
TRJIO0	I/O	Timer RJ input/output	√	√	√	√
TRJO0	Output	Timer RJ output	√	√	√	√
TRDCLK0	Input	Timer RDe external clock input	√	√	√	√
TRDIOA0	I/O	Timer RDe0 input/output	√	√	√	√
TRDIOB0	I/O		√	√	√	√
TRDI0C0	I/O		√	√	√	√
TRDIOD0	I/O		√	√	√	√
TRDIOA1	I/O	Timer RDe1 input/output	√	√	√	√
TRDIOB1	I/O		√	√	√	√
TRDI0C1	I/O		√	√	√	√
TRDIOD1	I/O		√	√	√	√
TRD0RES	Input	Timer RDe0 external timer counter clear trigger input	√	√	√	√
TRD1RES	Input	Timer RDe1 external timer counter clear trigger input	√	√	√	—

Table 2-3. List of RL78/F23 Pins Other than Port Pins (3/5)

Pin Function	I/O	Function	Pin Count			
			80-pin	64-pin	48-pin	32-pin
RXD0	Input	Serial data input to UART0	√	√	√	√
RXD1	Input	Serial data input to UART1	√	√	√	√
TXD0	Output	Serial data output from UART0	√	√	√	√
TXD1	Output	Serial data output from UART1	√	√	√	√
SCLA0	I/O	Clock input/output for IICA0	√	√	√	√
SCL00	Output	Clock output from simplified I <sup>2</sup> C	√	√	√	√
SCL01	Output		√	√	√	√
SCL10	Output		√	√	√	√
SCL11	Output		√	√	√	—
SDAA0	I/O	Serial data input/output for IICA0	√	√	√	√
SDA00	I/O	Serial data input/output for simplified I <sup>2</sup> C	√	√	√	√
SDA01	I/O		√	√	√	√
SDA10	I/O		√	√	√	√
SDA11	I/O		√	√	√	—
SCK00	I/O	Clock input/output for CSI00	√	√	√	√
SCK01	I/O	Clock input/output for CSI01	√	√	√	√
SCK10	I/O	Clock input/output for CSI10	√	√	√	√
SCK11	I/O	Clock input/output for CSI11	√	√	√	—
SI00	Input	Serial data input to CSI00	√	√	√	√
SI01	Input	Serial data input to CSI01	√	√	√	√
SI10	Input	Serial data input to CSI10	√	√	√	√
SI11	Input	Serial data input to CSI11	√	√	√	—
SO00	Output	Serial data output from CSI00	√	√	√	√
SO01	Output	Serial data output from CSI01	√	√	√	√
SO10	Output	Serial data output from CSI10	√	√	√	√
SO11	Output	Serial data output from CSI11	√	√	√	—
SSI00	Input	Slave select input to CSI00 (SPI00)	√	√	√	√
SSI01	Input	Slave select input to CSI01 (SPI01)	√	√	√	√
SSI10	Input	Slave select input to CSI10 (SPI10)	√	√	—	—
SSI11	Input	Slave select input to CSI11 (SPI11)	√	√	√	—
LRXD0	Input	Serial data input to LIN	√	√	√	√
LTXD0	Output	Serial data output from LIN	√	√	√	√

Table 2-3. List of RL78/F23 Pins Other than Port Pins (4/5)

Pin Function	I/O	Function	Pin Count			
			80-pin	64-pin	48-pin	32-pin
INTP0	Input	External interrupt input	√	√	√	√
INTP1	Input		√	√	√	√
INTP2	Input		√	√	√	√
INTP3	Input		√	√	√	√
INTP4	Input		√	√	√	√
INTP5	Input		√	√	√	√
INTP6	Input		√	√	√	—
INTP7	Input		√	√	√	—
INTP8	Input		√	√	√	—
INTP9	Input		√	√	√	—
INTP10	Input		√	√	—	—
INTP11	Input		√	√	—	—
INTP12	Input		√	√	—	—
INTP13	Input		√	—	—	—
PCLBUZ0	Output	Clock output/buzzer output 0	√	√	√	—
RESOUT	Output	Reset output	√	√	√	—
STOPST	Output	STOP status output	√	√	√	—
SNZOUT0	Output	SNOOZE status output	√	√	√	√
SNZOUT1	Output		√	√	√	√
SNZOUT2	Output		√	√	√	√
SNZOUT3	Output		√	√	√	√
SNZOUT4	Output		√	√	√	—
SNZOUT5	Output		√	√	√	—
SNZOUT6	Output		√	√	√	—
SNZOUT7	Output		√	√	√	—
RTC1HZ	Output	Real-time clock correction clock (1 Hz) output	√	√	√	√

Table 2-3. List of RL78/F23 Pins Other than Port Pins (5/5)

Pin Function	I/O	Function	Pin Count			
			80-pin	64-pin	48-pin	32-pin
EXCLK	Input	External clock input for main system clock	√	√	√	√
EXCLKS	Input	External clock input for subsystem clock	√	√	√	—
X1	—	Resonator connection for main system clock	√	√	√	√
X2	—		√	√	√	√
XT1 <sup>Note</sup>	—	Resonator connection for subsystem clock	√	√	√	—
XT2 <sup>Note</sup>	—		√	√	√	—
RESET	Input	External reset input	√	√	√	√
REGC	—	Regulator output stabilization capacitance connection for internal operation. Connect to V <sub>SS</sub> via the capacitor (0.47 to 1 μF).	√	√	√	√
V <sub>DD</sub>	—	Positive power supply for the P33, P34, P80 to P87, P90 to P97, P121 to P124, P137, and RESET pins	√	√	√	√
EV <sub>DD0</sub>	—	Positive power supply for the pins that are not connected to V <sub>DD</sub>	√	√	—	—
AV <sub>REFP</sub>	Input	A/D converter reference voltage (+ side) input	√	√	√	√
AV <sub>REFM</sub>	Input	A/D converter reference voltage (- side) input	√	√	√	√
V <sub>SS</sub>	—	Ground potential for the P33, P34, P80 to P87, P90 to P97, P121 to P124, P137, and RESET pins	√	√	√	√
EV <sub>SS0</sub>	—	Ground potential for the pins that are not connected to V <sub>SS</sub>	√	√	—	—
TOOLRXD	Input	UART reception pin for the external device connection used during flash memory programming	√	√	√	√
TOOLTxD	Output	UART transmission pin for the external device connection used during flash memory programming	√	√	√	√
TOOL0	I/O	Data input/output for flash memory programmer/debugger	√	√	√	√

**Note** Do not use the XT1 and XT2 pin functions in grade-5 products.

### 3. ELECTRICAL SPECIFICATIONS (GRADE 3)

- Cautions**
1. RL78/F23 and RL78/F24 have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
  2. With products not provided with an EV<sub>DD0</sub>, EV<sub>DD1</sub>, EV<sub>SS0</sub>, or EV<sub>SS1</sub> pin, replace EV<sub>DD0</sub> and EV<sub>DD1</sub> with V<sub>DD</sub>, or replace EV<sub>SS0</sub> and EV<sub>SS1</sub> with V<sub>SS</sub>.
  3. The pins mounted depending on the product. For details, refer to 1.5 Pin Configurations and 2.1 Pin Function List.



## 3.1 Absolute Maximum Ratings

(1/3)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	$V_{DD}$		-0.5 to +6.5	V
	$EV_{DD0}, EV_{DD1}$	$EV_{DD0} = EV_{DD1} = V_{DD}$	-0.5 to +6.5	V
	$V_{SS}$		-0.5 to +0.3	V
	$EV_{SS0}, EV_{SS1}$	$EV_{SS0} = EV_{SS1}$	-0.5 to +0.3	V
REGC pin input voltage	$V_{IREGC}$	REGC	-0.3 to +2.8 and -0.3 to $V_{DD} + 0.3$ <sup>Note 1</sup>	V
Input voltage	$V_{I1}$	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157	-0.3 to $EV_{DD0} + 0.3$ and -0.3 to $V_{DD} + 0.3$ <sup>Note 2</sup>	V
	$V_{I2}$	P33, P34, P80 to P87, P90 to P97, P100 to P105, P121 to P124, P137, RESET	-0.3 to $V_{DD} + 0.3$ <sup>Note 2</sup>	V
Output voltage	$V_{O1}$	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157	-0.3 to $EV_{DD0} + 0.3$ and -0.3 to $V_{DD} + 0.3$ <sup>Note 2</sup>	V
	$V_{O2}$	P33, P34, P80 to P87, P90 to P97, P100 to P105	-0.3 to $V_{DD} + 0.3$	V
Analog input voltage	$V_{AI1}$	ANI24 to ANI30	-0.3 to $EV_{DD0} + 0.3$ and -0.3 to $AV_{REF(+)} + 0.3$ <sup>Notes 2, 3</sup>	V
	$V_{AI2}$	ANI0 to ANI23	-0.3 to $V_{DD} + 0.3$ and -0.3 to $AV_{REF(+)} + 0.3$ <sup>Notes 2, 3</sup>	V

**Notes** 1. Connect the REGC pin to  $V_{SS}$  via a capacitor (0.47 to 1  $\mu$ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

2. Must be 6.5 V or lower.

3. For pins to be used in A/D conversion, the voltage should not exceed the value  $AV_{REF(+)} + 0.3$ .

**Caution** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(2/3)

Parameter	Symbol	Conditions		Ratings	Unit
Output current, high	IOH1	Per pin	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157	-40	mA
		Total of all pins -170 mA	P01, P02, P40 to P47, P120, P125 to P127, P150 to P153	-70	mA
			P00, P03, P10 to P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157	-100	mA
	IOH2	Per pin	P33, P34, P80 to P87, P90 to P97, P100 to P105	-0.5	mA
		Total of all pins		-2	mA
Output current, low	IOL1	Per pin	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157	40	mA
		Total of all pins 170 mA	P01, P02, P40 to P47, P120, P125 to P127, P150 to P153	70	mA
			P00, P03, P10 to P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157	100	mA
	IOL2	Per pin	P33, P34, P80 to P87, P90 to P97, P100 to P105	1	mA
		Total of all pins		5	mA

**Caution** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(3/3)

Parameter	Symbol	Conditions		Ratings	Unit
Positive injected current ( $V_I > V_{DD}$ ) <sup>Note</sup>	$I_{INJP}$	Per pin	P00 to P03, P10 to P17, P30 to P32, P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	5	mA
			P70 to P74, P80 to P87, P90 to P97, P100 to P105, P120, P125	2	mA
Negative injected current ( $V_I < V_{SS}$ ) <sup>Note</sup>	$I_{INJN}$	Per pin	P00 to P03, P10 to P17, P30 to P32, P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	-5	mA
			P70 to P74, P80 to P87, P90 to P97, P100 to P105, P120, P125	-0.5	mA
Sum of all positive injected currents <sup>Note</sup>	$\Sigma I_{INJP}$	Total of all pins	P00 to P03, P10 to P17, P30 to P32, P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	40	mA
			P70 to P74, P80 to P87, P90 to P97, P100 to P105, P120, P125	10	mA
Sum of all negative injected currents <sup>Note</sup>	$\Sigma I_{INJN}$	Total of all pins	P00 to P03, P10 to P17, P30 to P32, P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	-40	mA
			P70 to P74, P80 to P87, P90 to P97, P100 to P105, P120, P125	-2	mA
Total of all injected currents <sup>Note</sup>	$\Sigma  I_{INJP} $ + $\Sigma  I_{INJN} $	Total of all pins	P00 to P03, P10 to P17, P30 to P32, P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	40	mA
			P70 to P74, P80 to P87, P90 to P97, P100 to P105, P120, P125	10	mA
Operating ambient temperature	$T_A$	In normal operation mode		-40 to +105	°C
		In flash memory programming mode			
Storage temperature	$T_{stg}$			-65 to +150	°C

**Note** Conditions:  $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$

**Caution** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.


**Remarks** 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

2.  $V_I$ : This is the input voltage level to the port pins.

## 3.2 Oscillator Characteristics

### 3.2.1 Main System Clock Oscillator Characteristics

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.7\text{ V} \leq E_{VDD0} = E_{VDD1} = V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = E_{VSS0} = E_{VSS1} = 0\text{ V}$ )

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator/ Crystal resonator		X1 clock oscillation frequency (fx)	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	2.0		20.0	MHz

**Cautions** 1. When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
  - Do not cross the wiring with the other signal lines.
  - Do not route the wiring near a signal line through which a high fluctuating current flows.
  - Always make the ground point of the oscillator capacitor the same potential as  $V_{SS}$ .
  - Do not ground the capacitor to a ground pattern through which a high current flows.
  - Do not fetch signals from the oscillator.
2. Customers are requested to consult the resonator manufacturer to select an appropriate resonator and to determine the proper oscillation constant. Customers are also requested to adequately evaluate the oscillation on their system. Determine the X1 clock oscillation stabilization time using the oscillation stabilization time of the oscillation stabilization time counter status register (OSTC) and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

### 3.2.2 On-chip Oscillator Characteristics

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$ )

Oscillators	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency <sup>Note</sup>	$f_{\text{IH}}$		2		80	MHz
High-speed on-chip oscillator clock frequency accuracy	—		-2.0		+2.0	%
Low-speed on-chip oscillator clock frequency	$f_{\text{IL}}$ , $f_{\text{WDT}}$			15		kHz
Low-speed on-chip oscillator clock frequency accuracy	—		-15		+15	%

**Note** High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H/040C2H) and bits 0 to 2 of the HOCODIV register.

## 3.2.3 Subsystem Clock Oscillator Characteristics

(T<sub>A</sub> = -40 to +105°C, 2.7 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

Resonator	Recommended Circuit	Item	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator		XT1 clock oscillation frequency (f <sub>XT</sub> )	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	29.0	32.768	35.0	kHz

**Cautions** 1. When using the XT1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
  - Do not cross the wiring with the other signal lines.
  - Do not route the wiring near a signal line through which a high fluctuating current flows.
  - Always make the ground point of the oscillator capacitor the same potential as V<sub>SS</sub>.
  - Do not ground the capacitor to a ground pattern through which a high current flows.
  - Do not fetch signals from the oscillator.
2. The XT1 oscillator is designed as a low-amplitude circuit for reducing power consumption and thus required to be adequately evaluated on the system. Customers are requested to consult the resonator manufacturer to select an appropriate resonator and to determine the proper oscillation constant.

## 3.2.4 PLL Circuit Characteristics

(T<sub>A</sub> = -40 to +105°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Resonator	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
PLL input enable clock frequency <sup>Note 1</sup>	f <sub>PLLI</sub>	f <sub>MAIN</sub> : 4.0 MHz	FMAINDIV[1:0] = 00B	3.92	4.0	4.08	MHz
		f <sub>MAIN</sub> : 8.0 MHz	FMAINDIV[1:0] = 00B	7.84	8.0	8.16	MHz
		f <sub>MAIN</sub> : 16.0 MHz	FMAINDIV[1:0] = 10B	7.84	8.0	8.16	MHz
		f <sub>MAIN</sub> : 20.0 MHz	FMAINDIV[1:0] = 11B	4.90	5.0	5.10	MHz
PLL output frequency (center value)	f <sub>PLL</sub>	f <sub>MAIN</sub> : 20 MHz, PLLMULA = 0, PLLMUL = 1	PLLDIV0 = 0, FPLLDIV = 0, PLLDIV1 = 0	f <sub>PLLI</sub> × 16/2			MHz
			PLLDIV0 = 0, FPLLDIV = 1, PLLDIV1 = 1	f <sub>PLLI</sub> × 16			MHz
		f <sub>MAIN</sub> : 4 MHz, PLLMULA = 1, PLLMUL = 1	PLLDIV0 = 0, FPLLDIV = 0, PLLDIV1 = 0	f <sub>PLLI</sub> × 20/2			MHz
			PLLDIV0 = 0, FPLLDIV = 1, PLLDIV1 = 1	f <sub>PLLI</sub> × 20			MHz
		f <sub>MAIN</sub> : 8 MHz or 16 MHz, PLLMULA = 0, PLLMUL = 0	PLLDIV0 = 1, FPLLDIV = 0, PLLDIV1 = 0	f <sub>PLLI</sub> × 12/4			MHz
			PLLDIV0 = 0, FPLLDIV = 0, PLLDIV1 = 1	f <sub>PLLI</sub> × 12/2			MHz
		f <sub>MAIN</sub> : 8 MHz or 16 MHz, PLLMULA = 0, PLLMUL = 1	PLLDIV0 = 1, FPLLDIV = 0, PLLDIV1 = 0	f <sub>PLLI</sub> × 16/4			MHz
			PLLDIV0 = 0, FPLLDIV = 0, PLLDIV1 = 1	f <sub>PLLI</sub> × 16/2			MHz
		f <sub>MAIN</sub> : 8 MHz or 16 MHz, PLLMULA = 1, PLLMUL = 0	PLLDIV0 = 0, FPLLDIV = 0, PLLDIV1 = 0	f <sub>PLLI</sub> × 10/2			MHz
			PLLDIV0 = 0, FPLLDIV = 1, PLLDIV1 = 1	f <sub>PLLI</sub> × 10			MHz
Long-term jitter <sup>Note 2</sup>	t <sub>LJ</sub>	term = 1 μs		-1		+1	ns
		term = 10 μs		-1		+1	ns
		term = 20 μs		-2		+2	ns

**Notes** 1. If the high-speed on-chip oscillator clock is to be selected as the PLL input clock, the minimum and maximum values will reflect the range of accuracy of the oscillation frequency by the high-speed on-chip oscillator clock.

2. Guaranteed by design, but not tested before shipment.

**Remark** f<sub>MAIN</sub>: Main system clock frequency.

### 3.3 DC Characteristics

#### 3.3.1 Pin Characteristics

For the relationship between the port pins shown in the following tables and the products, refer to **2. PIN FUNCTIONS**.

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.7\text{ V} \leq \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0\text{ V}$ )

(1/6)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output current, high <sup>Note 1</sup>	$\text{I}_{\text{OH1}}$	Per pin for P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157	$4.0\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$		-5.0	mA
			$2.7\text{ V} \leq \text{EV}_{\text{DD0}} < 4.0\text{ V}$		-3.0	mA
		Per pin for P10, P12, P14, P30, P120, P140 (special slew rate)	$4.0\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$		-0.6	mA
			$2.7\text{ V} \leq \text{EV}_{\text{DD0}} < 4.0\text{ V}$		-0.2	mA
		Total of P01, P02, P40 to P47, P120, P125 to P127, P150 to P153 (for duty factors $\leq 70\%$ <sup>Note 2</sup> )	$4.0\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$		-20.0	mA
			$2.7\text{ V} \leq \text{EV}_{\text{DD0}} < 4.0\text{ V}$		-10.0	mA
		Total of P00, P03, P10 to P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157 (for duty factors $\leq 70\%$ <sup>Note 2</sup> )	$4.0\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$		-30.0	mA
			$2.7\text{ V} \leq \text{EV}_{\text{DD0}} < 4.0\text{ V}$		-19.0	mA
		Total of all pins (for duty factors $\leq 70\%$ <sup>Note 2</sup> )	$4.0\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$		-50.0	mA
			$2.7\text{ V} \leq \text{EV}_{\text{DD0}} < 4.0\text{ V}$		-29.0	mA
	$\text{I}_{\text{OH2}}$	Per pin for P33, P34, P80 to P87, P90 to P97, P100 to P105	$2.7\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$		-0.1	mA
		Total of all pins (for duty factors $\leq 70\%$ <sup>Note 2</sup> )	$2.7\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$		-2.0	mA

**Notes** 1. Value of current at which the device operation is guaranteed even if the current flows from pins  $\text{EV}_{\text{DD0}}$ ,  $\text{EV}_{\text{DD1}}$  and  $\text{V}_{\text{DD}}$  to an output pin.

2. These output current values are obtained under the condition that the duty factor is no greater than 70%. The output current values when the duty factor is changed to a value greater than 70% can be calculated from the following expression (when the duty factor is changed to  $n\%$ ).

- Total output current of pins  $(\text{I}_{\text{OH}} \times 0.7)/(n \times 0.01)$

<Example> Where  $n = 80\%$  and  $\text{I}_{\text{OH}} = -10.0\text{ mA}$

$$\text{Total output current of pins} = (-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7\text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

**Caution** P10 to P17, P32, P60 to P63, P70 to P72, and P120 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



(T<sub>A</sub> = -40 to +105°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

(2/6)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output current, low <sup>Note 1</sup>	I <sub>OL1</sub>	Per pin for P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		8.5	mA
			2.7 V ≤ EV <sub>DD0</sub> < 4.0 V		4.0	mA
		Per pin for P10, P12, P14, P30, P120, P140 (special slew rate)	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		0.59	mA
			2.7 V ≤ EV <sub>DD0</sub> < 4.0 V		0.07	mA
		Total of P01, P02, P40 to P47, P120, P125 to P127, P150 to P153 (for duty factors ≤ 70% <sup>Note 2</sup> )	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		20.0	mA
			2.7 V ≤ EV <sub>DD0</sub> < 4.0 V		15.0	mA
		Total of P00, P03, P10 to P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157 (for duty factors ≤ 70% <sup>Note 2</sup> )	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		45.0	mA
			2.7 V ≤ EV <sub>DD0</sub> < 4.0 V		35.0	mA
	I <sub>OL2</sub>	Per pin for P33, P34, P80 to P87, P90 to P97, P100 to P105	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V		0.4	mA
			2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V		5.0	mA

**Notes** 1. Value of current at which the device operation is guaranteed even if the current flows to the EV<sub>SS0</sub>, EV<sub>SS1</sub> and V<sub>SS</sub> pins from an output pin.

2. These output current values are obtained under the condition that the duty factor is no greater than 70%. The output current values when the duty factor is changed to a value greater than 70% can be calculated from the following expression (when the duty factor is changed to n%).

- Total output current of pins (I<sub>OL</sub> × 0.7)/(n × 0.01)

<Example> Where n = 80% and I<sub>OL</sub> = 10.0 mA

$$\text{Total output current of pins} = (10.0 \times 0.7) / (80 \times 0.01) \approx 8.7 \text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(T<sub>A</sub> = -40 to +105°C, 2.7 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

(3/6)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	V <sub>IH1</sub>	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157 (Schmitt 1 mode)	4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V	0.65 E <sub>VDD0</sub>	E <sub>VDD0</sub> <sup>Note</sup>	V
			2.7 V ≤ E <sub>VDD0</sub> < 4.0 V	0.7 E <sub>VDD0</sub>	E <sub>VDD0</sub> <sup>Note</sup>	V
	V <sub>IH2</sub>	P10, P11, P13, P14, P16, P17, P30, P41, P43, P50, P52 to P54, P60 to P63, P70, P71, P73, P75 to P77, P107, P120, P125, P150, P152, P153 (Schmitt 3 mode)	4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V	0.8 E <sub>VDD0</sub>	E <sub>VDD0</sub> <sup>Note</sup>	V
			2.7 V ≤ E <sub>VDD0</sub> < 4.0 V	0.85 E <sub>VDD0</sub>	E <sub>VDD0</sub> <sup>Note</sup>	V
	V <sub>IH3</sub>	P10, P11, P13, P14, P16, P17, P30, P54, P62, P63, P70, P71, P73, P125 (TTL mode)	4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V	2.2	E <sub>VDD0</sub> <sup>Note</sup>	V
			2.7 V ≤ E <sub>VDD0</sub> < 4.0 V	2.0	E <sub>VDD0</sub> <sup>Note</sup>	V
	V <sub>IH4</sub>	P33, P34, P80 to P87, P90 to P97, P100 to P105, P137 (fixed to Schmitt 3 mode)	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.8 V <sub>DD</sub>	V <sub>DD</sub>	V
			2.7 V ≤ V <sub>DD</sub> < 4.0 V	0.85 V <sub>DD</sub>	V <sub>DD</sub>	V
	V <sub>IH5</sub>	RESET (fixed to Schmitt 1 mode)	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.65 V <sub>DD</sub>	V <sub>DD</sub>	V
			2.7 V ≤ V <sub>DD</sub> < 4.0 V	0.7 V <sub>DD</sub>	V <sub>DD</sub>	V
	V <sub>IH6</sub>	P121 to P124, EXCLK, EXCLKS (fixed to Schmitt 2 mode)	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.8 V <sub>DD</sub>	V <sub>DD</sub>	V
			2.7 V ≤ V <sub>DD</sub> < 4.0 V	0.8 V <sub>DD</sub>	V <sub>DD</sub>	V

**Note** The maximum value of V<sub>IH</sub> of the pins P10 to P17, P32, P60 to P63, P70 to P72, and P120 is E<sub>VDD0</sub>, even in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(T<sub>A</sub> = -40 to +105°C, 2.7 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

(4/6)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, low	V <sub>IL1</sub>	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157 (Schmitt 1 mode)	4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V	0	0.35 E <sub>VDD0</sub>	V
			2.7 V ≤ E <sub>VDD0</sub> < 4.0 V	0	0.3 E <sub>VDD0</sub>	V
	V <sub>IL2</sub>	P10, P11, P13, P14, P16, P17, P30, P41, P43, P50, P52 to P54, P60 to P63, P70, P71, P73, P75 to P77, P107, P120, P125, P150, P152, P153 (Schmitt 3 mode)	4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V	0	0.5 E <sub>VDD0</sub>	V
			2.7 V ≤ E <sub>VDD0</sub> < 4.0 V	0	0.4 E <sub>VDD0</sub>	V
	V <sub>IL3</sub>	P10, P11, P13, P14, P16, P17, P30, P54, P62, P63, P70, P71, P73, P125 (TTL mode)	4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V	0	0.8	V
			2.7 V ≤ E <sub>VDD0</sub> < 4.0 V	0	0.5	V
	V <sub>IL4</sub>	P33, P34, P80 to P87, P90 to P97, P100 to P105, P137 (fixed to Schmitt 3 mode)	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V	0	0.5 V <sub>DD</sub>	V
			2.7 V ≤ V <sub>DD</sub> < 4.0 V	0	0.4 V <sub>DD</sub>	V
	V <sub>IL5</sub>	RESET (fixed to Schmitt 1 mode)	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V	0	0.35 V <sub>DD</sub>	V
			2.7 V ≤ V <sub>DD</sub> < 4.0 V	0	0.3 V <sub>DD</sub>	V
	V <sub>IL6</sub>	P121 to P124, EXCLK, EXCLKS (fixed to Schmitt 2 mode)	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V	0	0.2 V <sub>DD</sub>	V
			2.7 V ≤ V <sub>DD</sub> < 4.0 V	0	0.2 V <sub>DD</sub>	V

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(T<sub>A</sub> = -40 to +105°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

(5/6)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output voltage, high	V <sub>OH1</sub>	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157 (normal slew rate)	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OH1</sub> = -5.0 mA	EV <sub>DD0</sub> - 0.9		V
			2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OH1</sub> = -3.0 mA	EV <sub>DD0</sub> - 0.7		V
			2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OH1</sub> = -1.0 mA	EV <sub>DD0</sub> - 0.5		V
	V <sub>OH2</sub>	P33, P34, P80 to P87, P90 to P97, P100 to P105	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V I <sub>OH2</sub> = -100 μA	V <sub>DD</sub> - 0.5		V
	V <sub>OH3</sub>	P10, P12, P14, P30, P120, P140 (special slew rate)	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OH3</sub> = -0.6 mA	EV <sub>DD0</sub> - 0.8		V
			2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OH3</sub> = -0.2 mA	EV <sub>DD0</sub> - 0.5		V
Output voltage, low	V <sub>OL1</sub>	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157 (normal slew rate)	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 8.5 mA		0.7	V
			4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 4.0 mA		0.4	V
			2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 4.0 mA		0.7	V
			2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 1.5 mA		0.4	V
	V <sub>OL2</sub>	P33, P34, P80 to P87, P90 to P97, P100 to P105	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V I <sub>OL2</sub> = 400 μA		0.4	V
	V <sub>OL3</sub>	P10, P12, P14, P30, P120, P140 (special slew rate)	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OL3</sub> = 0.6 mA		0.8	V
			2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OL3</sub> = 0.07 mA		0.5	V

**Caution** P10 to P17, P32, P60 to P63, P70 to P72, and P120 do not output high level in N-ch open-drain mode.**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(T<sub>A</sub> = -40 to +105°C, 2.7 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

(6/6)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit	
Input leakage current, high	I <sub>LIH1</sub>	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157	V <sub>I</sub> = EV <sub>DD0</sub>			1	μA	
	I <sub>LIH2</sub>	P33, P34, P80 to P87, P90 to P97, P100 to P105, P137, RESET	V <sub>I</sub> = V <sub>DD</sub>			1	μA	
	I <sub>LIH3</sub>	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	V <sub>I</sub> = V <sub>DD</sub>	In input port or external clock input		1	μA	
				In resonator connection		10	μA	
Input leakage current, low	I <sub>LIL1</sub>	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157	V <sub>I</sub> = EV <sub>SS0</sub>			-1	μA	
	I <sub>LIL2</sub>	P33, P34, P80 to P87, P90 to P97, P100 to P105, P137, RESET	V <sub>I</sub> = V <sub>SS</sub>			-1	μA	
	I <sub>LIL3</sub>	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	V <sub>I</sub> = V <sub>SS</sub>	In input port or external clock input		-1	μA	
				In resonator connection		-10	μA	
Positive injected current <sup>†Notes 1, 4</sup>	I <sub>INJPRMS</sub>	P00 to P03, P10 to P17, P30 to P32, P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	Per pin, V <sub>I</sub> > EV <sub>DD0</sub>			0.4	mA	
			Total of all pins, V <sub>I</sub> > EV <sub>DD0</sub>			4	mA	
		P70 to P74, P80, P83 to P87 <sup>Note 2</sup> , P90 to P97, P100 to P105, P120, P125	Per pin, V <sub>I</sub> > V <sub>DD</sub>			0.15	mA	
			Total of all pins, V <sub>I</sub> > V <sub>DD</sub>			1	mA	
		P81 to P84 <sup>Note 3</sup>	Total of all pins, V <sub>I</sub> > V <sub>DD</sub>			0.15	mA	
On-chip pull-up resistance	R <sub>U</sub>	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157	V <sub>I</sub> = EV <sub>SS0</sub> , in input port		10	20	100	kΩ

**Notes** 1. These specifications are not tested on sorting and are specified based on the device characterization.

2. For RL78/F24 product: P80, P86, P87

3. For RL78/F23 product: P81, P82

4. For RL78/F24 product, P85/ANI07/IVREF0 does not guarantee the electrical characteristics when a positive injection current is generated even if it is within the above specifications.

**Caution** P10 to P17, P32, P60 to P63, P70 to P72, and P120 do not output high level in N-ch open-drain mode.**Remarks** 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.2. V<sub>I</sub>: This is the input voltage level to the port pins.

## 3.3.2 Supply Current Characteristics

## (1) RL78/F24

(T<sub>A</sub> = -40 to +105°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

(1/2)

Items	Symbol	Conditions					MIN.	TYP.	MAX.	Unit
Supply current Note 1	I <sub>DD1</sub>	Operating mode	Normal operation Note 2	High-speed on-chip oscillator clock operation	f <sub>IH</sub> = 80 MHz	f <sub>CLK</sub> = 40 MHz Notes 3, 4		10.8	20.0	mA
					f <sub>IH</sub> = 40 MHz	f <sub>CLK</sub> = f <sub>IH</sub> Notes 3, 4		10.1	18.3	mA
					f <sub>IH</sub> = 2 MHz	f <sub>CLK</sub> = f <sub>IH</sub> Notes 3, 4		1.7	3.1	mA
				Resonator operation	f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = f <sub>MX</sub> Notes 3, 5		5.6	10.3	mA
					f <sub>MX</sub> = 2 MHz	f <sub>CLK</sub> = f <sub>MX</sub> Notes 3, 5		1.5	2.8	mA
				Resonator operation (PLL operation) (PLL input clock = f <sub>MX</sub> )	f <sub>PLL</sub> = 80 MHz, f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = 40 MHz Notes 3, 6		10.6	20.0	mA
					f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = 40 MHz Notes 3, 6		10.2	18.3	mA
					f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 4 MHz	f <sub>CLK</sub> = 40 MHz Notes 3, 6		9.9	17.8	mA
				Subsystem clock operation	f <sub>SUB</sub> = 32.768 kHz	f <sub>CLK</sub> = f <sub>SUB</sub> Note 7		7.6	250	μA
				Low-speed on-chip oscillator clock operation	f <sub>IL</sub> = 15 kHz	f <sub>CLK</sub> = f <sub>IL</sub> Note 8		4.2	250	μA

**Notes** 1. Total current flowing into V<sub>DD</sub> and EV<sub>DD0</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD0</sub>, V<sub>SS</sub>, or EV<sub>SS0</sub>. However, not including the current flowing into the I/O buffer and on-chip pull-up/pull-down resistors.

2. Current drawn when all the CPU instructions are executed.

3. The values below the MAX. column include the peripheral operation current (except for background operation (BGO)). However, the LVD circuit, A/D converter, D/A converter, and comparator are stopped.

4. When high-speed system clock, subsystem clock, PLL clock, and low-speed on-chip oscillator clock are stopped.

5. When subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.

6. When subsystem clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.

7. When high-speed system clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator are stopped, and with setting of ADSLP = 1.

8. When high-speed system clock, subsystem clock, PLL clock, and high-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.

**Remarks** 1. f<sub>MX</sub>: High-speed system clock frequency

2. f<sub>SUB</sub>: Subsystem clock frequency

3. f<sub>PLL</sub>: PLL clock frequency

4. f<sub>IH</sub>: High-speed on-chip oscillator clock frequency

5. f<sub>IL</sub>: Low-speed on-chip oscillator clock frequency

6. f<sub>CLK</sub>: CPU/peripheral hardware clock frequency

(T<sub>A</sub> = -40 to +105°C, 2.7 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

(2/2)

Items	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Supply current Notes 1, 3	I <sub>DD2</sub>	HALT mode <sup>Note 2</sup>	High-speed on-chip oscillator clock operation	f <sub>IH</sub> = 80 MHz	f <sub>CLK</sub> = 40 MHz <sup>Note 5</sup>		3.4	12.0	mA
				f <sub>IH</sub> = 40 MHz	f <sub>CLK</sub> = f <sub>IH</sub> <sup>Note 5</sup>		2.8	10.5	mA
				f <sub>IH</sub> = 2 MHz	f <sub>CLK</sub> = f <sub>IH</sub> <sup>Note 5</sup>		0.5	1.8	mA
			Resonator operation	f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = f <sub>MX</sub> <sup>Note 6</sup>		1.5	6.5	mA
				f <sub>MX</sub> = 2 MHz	f <sub>CLK</sub> = f <sub>MX</sub> <sup>Note 6</sup>		0.3	1.8	mA
			Resonator operation (PLL operation) (PLL input clock = f <sub>MX</sub> )	f <sub>PLL</sub> = 80 MHz, f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = 40 MHz <sup>Note 7</sup>		3.2	12.0	mA
				f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = 40 MHz <sup>Note 7</sup>		2.9	10.5	mA
				f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 4 MHz	f <sub>CLK</sub> = 40 MHz <sup>Note 7</sup>		2.6	10.0	mA
			Subsystem clock operation	f <sub>SUB</sub> = 32.768 kHz	f <sub>CLK</sub> = f <sub>SUB</sub> <sup>Note 8</sup>		0.8	140	μA
			Low-speed on-chip oscillator clock operation	f <sub>IL</sub> = 15 kHz	f <sub>CLK</sub> = f <sub>IL</sub> <sup>Note 9</sup>		0.8	140	μA
	I <sub>DD3</sub>	STOP mode <sup>Note 4</sup>	T <sub>A</sub> = +25°C				0.6		μA
			T <sub>A</sub> = +50°C					10	
			T <sub>A</sub> = +70°C					25	
			T <sub>A</sub> = +105°C					115	
	I <sub>SNOZ</sub>	SNOOZE mode	DTC operation				7.0		mA

- Notes**
1. Total current flowing into V<sub>DD</sub> and E<sub>VDD0</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, E<sub>VDD0</sub>, V<sub>SS</sub>, or E<sub>VSS0</sub>. However, not including the current flowing into the I/O buffer and on-chip pull-up/pull-down resistors.
  2. When HALT mode is entered during fetch from the flash memory.
  3. The values below the MAX. column include the peripheral operation current and STOP leakage current. However, the watchdog timer, LVD circuit, A/D converter, D/A converter, and comparator are stopped.
  4. When high-speed system clock, subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
  5. When high-speed system clock, subsystem clock, PLL clock, and low-speed on-chip oscillator clock are stopped.
  6. When subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
  7. When subsystem clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
  8. When high-speed system clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.
  9. When high-speed system clock, subsystem clock, PLL clock, and high-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.

- Remarks**
1. f<sub>MX</sub>: High-speed system clock frequency
  2. f<sub>SUB</sub>: Subsystem clock frequency
  3. f<sub>PLL</sub>: PLL clock frequency
  4. f<sub>IH</sub>: High-speed on-chip oscillator clock frequency
  5. f<sub>IL</sub>: Low-speed on-chip oscillator clock frequency
  6. f<sub>CLK</sub>: CPU/peripheral hardware clock frequency

(T<sub>A</sub> = -40 to +105°C, 2.7 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Window watchdog timer operating current	I <sub>WDT</sub> <sup>Notes 1, 2</sup>	f <sub>WDT</sub> = 15 kHz			0.3		μA
A/D converter operating current	I <sub>ADC</sub> <sup>Note 3</sup>	When conversion at maximum speed	AV <sub>REFP</sub> = V <sub>DD</sub> = 5.0 V		1.3	1.7	mA
		When internal reference voltage is selected <sup>Note 5</sup>			75.0		μA
AV <sub>REFP</sub> current	I <sub>ADREF</sub> <sup>Note 7</sup>	AV <sub>REFP</sub> = 5.0 V			65.0		μA
Sample-and-hold circuit operating current	I <sub>ADSH</sub> <sup>Note 8</sup>				0.8	1.2	mA
LVD operating current	I <sub>LVD</sub> <sup>Note 4</sup>				0.08		μA
D/A converter operating current	I <sub>DAC</sub>				0.8	1.5	mA
Comparator operating current	I <sub>CMP</sub>				50.0		μA
BGO operating current	I <sub>BGO</sub> <sup>Note 6</sup>				2.5	12.2	mA

- Notes**
1. When the high-speed on-chip oscillator clock and high-speed system clock are stopped.
  2. Current flowing only to the watchdog timer (including the operation current of the 15 kHz on-chip oscillator). The current value is the sum of I<sub>DD1</sub>, I<sub>DD2</sub>, or I<sub>DD3</sub> and I<sub>WDT</sub> when the watchdog timer operates in STOP mode.
  3. Current flowing only to the A/D converter. The current value is the sum of I<sub>DD1</sub> or I<sub>DD2</sub> and I<sub>ADC</sub> when the A/D converter operates in operation mode or HALT mode.
  4. Current flowing only to the LVD circuit. The current value is the sum of I<sub>DD1</sub>, I<sub>DD2</sub>, or I<sub>DD3</sub> and I<sub>LVD</sub> when the LVD circuit operates in operation mode, HALT mode, or STOP mode.
  5. Operating current that increases when the internal reference voltage is selected. This current flows even when conversion is stopped.
  6. Current increased by the BGO operation. The current value is the sum of I<sub>DD1</sub> or I<sub>DD2</sub> and I<sub>BGO</sub> when the BGO operates in operation mode or HALT mode.
  7. Operating current that increases when the AV<sub>REFP</sub> is selected. This current flows even when conversion is stopped.
  8. Operating current that increases when the sample-and-hold circuit is used. This current flows for each analog input channel.



## (2) RL78/F23

(T<sub>A</sub> = -40 to +105°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

(1/2)

Items	Symbol	Conditions					MIN.	TYP.	MAX.	Unit
Supply current Note 1	I <sub>DD1</sub>	Operating mode	Normal operation Note 2	High-speed on-chip oscillator clock operation	f <sub>IH</sub> = 80 MHz	f <sub>CLK</sub> = 40 MHz Notes 3, 4		9.7	17.0	mA
					f <sub>IH</sub> = 40 MHz	f <sub>CLK</sub> = f <sub>IH</sub> Notes 3, 4		9.0	15.5	mA
					f <sub>IH</sub> = 2 MHz	f <sub>CLK</sub> = f <sub>IH</sub> Notes 3, 4		1.6	2.8	mA
				Resonator operation	f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = f <sub>MX</sub> Notes 3, 5		5.0	9.0	mA
					f <sub>MX</sub> = 2 MHz	f <sub>CLK</sub> = f <sub>MX</sub> Notes 3, 5		1.4	2.6	mA
				Resonator operation (PLL operation) (PLL input clock = f <sub>MX</sub> )	f <sub>PLL</sub> = 80 MHz, f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = 40 MHz Notes 3, 6		9.2	17.0	mA
					f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = 40 MHz Notes 3, 6		9.0	15.5	mA
					f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 4 MHz	f <sub>CLK</sub> = 40 MHz Notes 3, 6		8.6	15.0	mA
				Subsystem clock operation	f <sub>SUB</sub> = 32.768 kHz	f <sub>CLK</sub> = f <sub>SUB</sub> Note 7		6.5	100	μA
				Low-speed on-chip oscillator clock operation	f <sub>IL</sub> = 15 kHz	f <sub>CLK</sub> = f <sub>IL</sub> Note 8		3.3	100	μA

**Notes** 1. Total current flowing into V<sub>DD</sub> and EV<sub>DD0</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD0</sub>, V<sub>SS</sub>, or EV<sub>SS0</sub>. However, not including the current flowing into the I/O buffer and on-chip pull-up/pull-down resistors.

2. Current drawn when all the CPU instructions are executed.

3. The values below the MAX. column include the peripheral operation current (except for background operation (BGO)). However, the LVD circuit and A/D converter are stopped.

4. When high-speed system clock, subsystem clock, PLL clock, and low-speed on-chip oscillator clock are stopped.

5. When subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.

6. When subsystem clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.

7. When high-speed system clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator are stopped, and with setting of ADSLP = 1.

8. When high-speed system clock, subsystem clock, PLL clock, and high-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.

**Remarks** 1. f<sub>MX</sub>: High-speed system clock frequency

2. f<sub>SUB</sub>: Subsystem clock frequency

3. f<sub>PLL</sub>: PLL clock frequency

4. f<sub>IH</sub>: High-speed on-chip oscillator clock frequency

5. f<sub>IL</sub>: Low-speed on-chip oscillator clock frequency

6. f<sub>CLK</sub>: CPU/peripheral hardware clock frequency

(T<sub>A</sub> = -40 to +105°C, 2.7 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

(2/2)

Items	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Supply current Notes 1, 3	I <sub>DD2</sub>	HALT mode <sup>Note 2</sup>	High-speed on-chip oscillator clock operation	f <sub>IH</sub> = 80 MHz	f <sub>CLK</sub> = 40 MHz <sup>Note 5</sup>		3.4	11.0	mA
				f <sub>IH</sub> = 40 MHz	f <sub>CLK</sub> = f <sub>IH</sub> <sup>Note 5</sup>		2.8	9.5	mA
				f <sub>IH</sub> = 2 MHz	f <sub>CLK</sub> = f <sub>IH</sub> <sup>Note 5</sup>		0.5	1.5	mA
			Resonator operation	f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = f <sub>MX</sub> <sup>Note 6</sup>		1.5	5.5	mA
				f <sub>MX</sub> = 2 MHz	f <sub>CLK</sub> = f <sub>MX</sub> <sup>Note 6</sup>		0.3	1.5	mA
			Resonator operation (PLL operation) (PLL input clock = f <sub>MX</sub> )	f <sub>PLL</sub> = 80 MHz, f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = 40 MHz <sup>Note 7</sup>		3.1	11.0	mA
				f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = 40 MHz <sup>Note 7</sup>		2.8	9.5	mA
				f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 4 MHz	f <sub>CLK</sub> = 40 MHz <sup>Note 7</sup>		2.5	9.0	mA
			Subsystem clock operation	f <sub>SUB</sub> = 32.768 kHz	f <sub>CLK</sub> = f <sub>SUB</sub> <sup>Note 8</sup>		0.7	66	μA
			Low-speed on-chip oscillator clock operation	f <sub>IL</sub> = 15 kHz	f <sub>CLK</sub> = f <sub>IL</sub> <sup>Note 9</sup>		0.7	66	μA
	I <sub>DD3</sub>	STOP mode <sup>Note 4</sup>	T <sub>A</sub> = +25°C				0.5		μA
			T <sub>A</sub> = +50°C					4.5	
			T <sub>A</sub> = +70°C					9.0	
			T <sub>A</sub> = +105°C					51	
	I <sub>SNOZ</sub>	SNOOZE mode	DTC operation				6.0		mA

**Notes** 1. Total current flowing into V<sub>DD</sub> and E<sub>VDD0</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, E<sub>VDD0</sub>, V<sub>SS</sub>, or E<sub>VSS0</sub>. However, not including the current flowing into the I/O buffer and on-chip pull-up/pull-down resistors.

2. When HALT mode is entered during fetch from the flash memory.
3. The values below the MAX. column include the peripheral operation current and STOP leakage current. However, the watchdog timer, LVD circuit, and A/D converter are stopped.
4. When high-speed system clock, subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
5. When high-speed system clock, subsystem clock, PLL clock, and low-speed on-chip oscillator clock are stopped.
6. When subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
7. When subsystem clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
8. When high-speed system clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.
9. When high-speed system clock, subsystem clock, PLL clock, and high-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.

- Remarks**
1. f<sub>MX</sub>: High-speed system clock frequency
  2. f<sub>SUB</sub>: Subsystem clock frequency
  3. f<sub>PLL</sub>: PLL clock frequency
  4. f<sub>IH</sub>: High-speed on-chip oscillator clock frequency
  5. f<sub>IL</sub>: Low-speed on-chip oscillator clock frequency
  6. f<sub>CLK</sub>: CPU/peripheral hardware clock frequency

(T<sub>A</sub> = -40 to +105°C, 2.7 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Window watchdog timer operating current	I <sub>WDT</sub> <sup>Notes 1, 2</sup>	f <sub>WDT</sub> = 15 kHz			0.3		μA
A/D converter operating current	I <sub>ADC</sub> <sup>Note 3</sup>	When conversion at maximum speed	AV <sub>REFP</sub> = V <sub>DD</sub> = 5.0 V		1.3	1.7	mA
		When internal reference voltage is selected <sup>Note 5</sup>			75.0		μA
AV <sub>REFP</sub> current	I <sub>ADREF</sub> <sup>Note 7</sup>	AV <sub>REFP</sub> = 5.0 V			65.0		μA
Sample-and-hold circuit operating current	I <sub>ADSH</sub> <sup>Note 8</sup>				0.8	1.2	mA
LVD operating current	I <sub>LVD</sub> <sup>Note 4</sup>				0.08		μA
BGO operating current	I <sub>BGO</sub> <sup>Note 6</sup>				2.5	12.2	mA

- Notes**
1. When the high-speed on-chip oscillator clock and high-speed system clock are stopped.
  2. Current flowing only to the watchdog timer (including the operation current of the 15 kHz on-chip oscillator). The current value is the sum of I<sub>DD1</sub>, I<sub>DD2</sub>, or I<sub>DD3</sub> and I<sub>WDT</sub> when the watchdog timer operates in STOP mode.
  3. Current flowing only to the A/D converter. The current value is the sum of I<sub>DD1</sub> or I<sub>DD2</sub> and I<sub>ADC</sub> when the A/D converter operates in operation mode or HALT mode.
  4. Current flowing only to the LVD circuit. The current value is the sum of I<sub>DD1</sub>, I<sub>DD2</sub>, or I<sub>DD3</sub> and I<sub>LVD</sub> when the LVD circuit operates in operation mode, HALT mode, or STOP mode.
  5. Operating current that increases when the internal reference voltage is selected. This current flows even when conversion is stopped.
  6. Current increased by the BGO operation. The current value is the sum of I<sub>DD1</sub> or I<sub>DD2</sub> and I<sub>BGO</sub> when the BGO operates in operation mode or HALT mode.
  7. Operating current that increases when the AV<sub>REFP</sub> is selected. This current flows even when conversion is stopped.
  8. Operating current that increases when the sample-and-hold circuit is used. This current flows for each analog input channel.

### 3.4 AC Characteristics

#### 3.4.1 Basic Operation

(T<sub>A</sub> = -40 to +105°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

(1/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum instruction execution time)	T <sub>CY</sub>	High-speed on-chip oscillator clock operation	0.025		0.5	μs
		High-speed system clock operation	0.05		0.5	μs
		PLL clock operation	0.025		0.5	μs
		Subsystem clock operation	28.5	30.5	34.5	μs
		Low-speed on-chip oscillator clock operation		66.6		μs
		In self programming mode	0.025		0.5	μs
CPU/peripheral hardware clock frequency	f <sub>CLK</sub>		0.025		66.6	μs
External system clock frequency	f <sub>EX</sub>		2.0		20.0	MHz
	f <sub>EXS</sub>		29		35	kHz
External system clock input high-level width, low-level width	t <sub>EXH</sub> , t <sub>EXL</sub>		24			ns
	t <sub>EXHS</sub> , t <sub>EXLS</sub>		13.7			μs
TI00 to TI07, TI10 to TI17 input high-level width, low-level width	t <sub>TIH</sub> , t <sub>TIL</sub>		1/f <sub>MCK</sub> +10			ns
TO00 to TO07, TO10 to TO17, TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1, TRJIO0, TRJIO0 output frequency	f <sub>TO</sub>	Normal slew rate, C = 30 pF	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		16	MHz
			2.7 V ≤ EV <sub>DD0</sub> < 4.0 V		8	MHz
		TO01, TO06, TO07, TO11, TO13, TRDIOC0, TRDIOD0, TRDIOD1, TRJIO0 only, Special slew rate, C = 30 pF			2	MHz
PCLBUZ0 output frequency	f <sub>PCL</sub>	Normal slew rate C = 30 pF	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		16	MHz
			2.7 V ≤ EV <sub>DD0</sub> < 4.0 V		8	MHz
		Special slew rate C = 30 pF			2	MHz
Timer RJ input cycle	t <sub>c</sub>	TRJIO0	100			ns
Timer RJ input high-level width, low-level width	t <sub>TJH</sub> , t <sub>TJL</sub>	TRJIO0	40			ns
Timer RDe input high-level, low-level width	t <sub>TDIH</sub> , t <sub>TDIL</sub>	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1, TRDCLK0, TRD0RES, TRD1RES	3/f <sub>TRD</sub>			ns
Timer RDe pulse output forced cutoff signal low-level width	t <sub>TDSIL</sub>	P137/INTP0	2 MHz < f <sub>CLK</sub> ≤ 40 MHz	1		μs
			f <sub>CLK</sub> ≤ 2 MHz	1/f <sub>CLK</sub> + 1		μs

**Caution** Excluding the error in oscillation frequency accuracy.

**Remarks** 1. f<sub>MCK</sub>: Timer array unit operation clock frequency

2. f<sub>TRD</sub>: Timer RDe operation clock frequency

(T<sub>A</sub> = -40 to +105°C, 2.7 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)


(2/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Interrupt input high-level width, low-level width	t <sub>INTH</sub> , t <sub>INTL</sub>	INTP0 to INTP13 <sup>Note 1</sup>	1			μs
KR0 to KR7 key interrupt input low-level width	t <sub>KR</sub>		250			ns
RESET low-level width	t <sub>RSL</sub>	<sup>Note 1</sup>	10			μs
Port output rise time, port output fall time	t <sub>RO</sub> , t <sub>FO</sub>	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157 (normal slew rate) C = 30 pF	4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V		25	ns
			2.7 V ≤ E <sub>VDD0</sub> < 4.0 V		55	ns
		P10, P12, P14, P30, P120, P140 (special slew rate) C = 30 pF	4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V	25 <sup>Note 2</sup>	60	ns
			2.7 V ≤ E <sub>VDD0</sub> < 4.0 V		100	ns


**Notes** 1. Pins RESET, INTP0 to INTP3, INTP12, and INTP13 have noise filters for transient levels lasting less than 100 ns.

2. T<sub>A</sub> = +25°C, E<sub>VDD0</sub> = 5.0 V

#### AC Timing Test Points




## External System Clock Timing










## TI/TO Timing

TI00 to TI07, TI10 to TI17,  
 TRDIOA0, TRDIOA1, TRDIOB0,  
 TRDIOB1, TRDIOC0, TRDIOC1,  
 TRDIOD0, TRDIOD1, TRDCLK0,  
 TRD0RES, TRD1RES



TO00 to TO07, TO10 to TO17,  
 TRDIOA0, TRDIOA1, TRDIOB0,  
 TRDIOB1, TRDIOC0, TRDIOC1,  
 TRDIOD0, TRDIOD1, TRJIO0,  
 TRJO0



**Interrupt Request Input Timing****Key Interrupt Input Timing****RESET Input Timing****Output Rising and Falling Timing**

### 3.5 Peripheral Functions Characteristics


#### 3.5.1 RAM can be written to Serial Array Unit

(1) During communication at same potential (UART mode) (dedicated baud rate generator output)


( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.7\text{ V} \leq E_{VDD0} = E_{VDD1} = V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = E_{VSS0} = E_{VSS1} = 0\text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate	—				$f_{MCK}/6$	bps
		$f_{CLK} = 40\text{ MHz}$ , $f_{MCK} = f_{CLK}$			6.6	Mbps
					2	Mbps

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



**Caution** Select the normal input buffer for the RXD0 pin and RXD1 pin and normal output mode for the TXD0 pin and TXD1 pin.

**Remark**  $f_{MCK}$ : Serial array unit operation clock frequency



(2) During communication at same potential (CSI mode) (master mode, SCKp ... internal clock output, normal slew rate)

(T<sub>A</sub> = -40 to +105°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	t <sub>KCY1</sub>		100 <sup>Note 5</sup>			ns
SCKp high-level width, low-level width	t <sub>KH1</sub> , t <sub>KL1</sub>	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	t <sub>KCY1</sub> /2 – 12			ns
		2.7 V ≤ EV <sub>DD0</sub> < 4.0 V	t <sub>KCY1</sub> /2 – 18			ns
Slp setup time (to SCKp↑) <sup>Note 1</sup>	t <sub>SIK1</sub>	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	33			ns
		2.7 V ≤ EV <sub>DD0</sub> < 4.0 V	44			ns
Slp hold time (from SCKp↑) <sup>Note 2</sup>	t <sub>KSH1</sub>		30			ns
Delay time from SCKp↓ to SOp output <sup>Note 3</sup>	t <sub>KSO1</sub>	C = 30 pF <sup>Note 4</sup>			30	ns

**Notes** 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The Slp setup time becomes “to SCKp↓” when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.

2. When DAPmn = 0 and CKPmn = 0 or DAPmn = 1 and CKPmn = 1.

The Slp hold time becomes “from SCKp↓” when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.

3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The delay time to SOp output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

4. C is the load capacitance of the SCKp and SOp output lines.

5. t<sub>KCY1</sub> ≥ 4/f<sub>MCK</sub> must also be satisfied.

<R>

**Caution** Select the normal input buffer for the Slp pin and normal output mode for the SOp pin and SCKp pin.

**Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)

(3) During communication at same potential (CSI mode) (master mode, SCKp ... internal clock output, special slew rate)

(T<sub>A</sub> = -40 to +105°C, 4.0 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	t <sub>KCY1</sub>		500 <sup>Note 5</sup>			ns
SCKp high-level width, low-level width	t <sub>KH1</sub> , t <sub>KL1</sub>		t <sub>KCY1</sub> /2 – 60			ns
Slp setup time (to SCKp↑) <sup>Note 1</sup>	t <sub>SIK1</sub>		120			ns
Slp hold time (from SCKp↑) <sup>Note 2</sup>	t <sub>KSI1</sub>		80			ns
Delay time from SCKp↓ to SOp output <sup>Note 3</sup>	t <sub>KSO1</sub>	C = 30 pF <sup>Note 4</sup>			90	ns

**Notes** 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The Slp setup time becomes “to SCKp↓” when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.

2. When DAPmn = 0 and CKPmn = 0 or DAPmn = 1 and CKPmn = 1.

The Slp hold time becomes “from SCKp↓” when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.

3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The delay time to SOp output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

4. C is the load capacitance of the SCKp and SOp output lines.

5. t<sub>KCY1</sub> ≥ 4/f<sub>MCK</sub> must also be satisfied.

<R>

**Caution** Select the normal input buffer for the SIp pin and normal output mode and special slew rate for the SOp pin and SCKp pin.

**Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)

**(4) During communication at same potential (CSI mode) (slave mode, SCKp ... external clock input, normal slew rate)****(T<sub>A</sub> = -40 to +105°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)**

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
SCKp cycle time	t <sub>KCY2</sub>	32 MHz < f <sub>MCK</sub>		10/f <sub>MCK</sub>			ns
		f <sub>MCK</sub> ≤ 32 MHz		8/f <sub>MCK</sub>			ns
SCKp high-level width, low-level width	t <sub>KH2</sub> , t <sub>KL2</sub>			t <sub>KCY2</sub> /2			ns
Slp setup time (to SCKp↑) <sup>Note 1</sup>	t <sub>SIK2</sub>			1/f <sub>MCK</sub> + 20			ns
Slp hold time (from SCKp↑) <sup>Note 2</sup>	t <sub>SI2</sub>			1/f <sub>MCK</sub> + 31			ns
Delay time from SCKp↓ to SOp output <sup>Note 3</sup>	t <sub>KSO2</sub>	C = 30 pF <sup>Note 4</sup>	4.0 V ≤ V <sub>DD</sub> = EV <sub>DD0</sub> = EV <sub>DD1</sub> ≤ 5.5 V			2/f <sub>MCK</sub> + 44	ns
			2.7 V ≤ V <sub>DD</sub> = EV <sub>DD0</sub> = EV <sub>DD1</sub> < 4.0 V			2/f <sub>MCK</sub> + 57	ns
SSlp setup time	t <sub>SSI2</sub>	DAP = 0		120			ns
		DAP = 1		1/f <sub>MCK</sub> + 120			ns
SSlp hold time	t <sub>KSSI</sub>	DAP = 0		1/f <sub>MCK</sub> + 120			ns
		DAP = 1		120			ns

**Notes** 1. When DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 0, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 1.The Slp setup time becomes “to SCKp↓” when DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 1 or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 0.2. When DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 0 or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 1.The Slp hold time becomes “from SCKp↓” when DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 1 or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 0.3. When DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 0, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 1.The delay time to SOp output becomes “from SCKp↑” when DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 1, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 0.

4. C is the load capacitance of the SCKp and SOp output lines.

**Caution** Select the normal input buffer for the Slp, SCKp and SSlp pins and normal output mode for the SOp pin.**Remarks** 1. p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)2. f<sub>MCK</sub>: Serial array unit operation clock frequency


**(5) During communication at same potential (CSI mode) (slave mode, SCKp ... external clock input, special slew rate)****(T<sub>A</sub> = -40 to +105°C, 4.0 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	t <sub>KCY2</sub>	20 MHz < f <sub>MCK</sub>	10/f <sub>MCK</sub>			ns
		10 MHz < f <sub>MCK</sub> ≤ 20 MHz	8/f <sub>MCK</sub>			ns
		f <sub>MCK</sub> ≤ 10 MHz	6/f <sub>MCK</sub>			ns
SCKp high-level width, low-level width	t <sub>KH2</sub> , t <sub>KL2</sub>		t <sub>KCY2</sub> /2			ns
Slp setup time (to SCKp↑) <sup>Note 1</sup>	t <sub>SIK2</sub>		1/f <sub>MCK</sub> + 50			ns
Slp hold time (from SCKp↑) <sup>Note 2</sup>	t <sub>KS12</sub>		1/f <sub>MCK</sub> + 50			ns
Delay time from SCKp↓ to SOp output <sup>Note 3</sup>	t <sub>KSO2</sub>	C = 30 pF <sup>Note 4</sup>			2/f <sub>MCK</sub> + 80	ns
SSlp setup time	t <sub>SSI2</sub>	DAP = 0	120			ns
		DAP = 1	1/f <sub>MCK</sub> + 120			ns
SSlp hold time	t <sub>KSSI</sub>	DAP = 0	1/f <sub>MCK</sub> + 120			ns
		DAP = 1	120			ns


**Notes** 1. When DAP<sub>m</sub>n = 0 and CKP<sub>m</sub>n = 0, or DAP<sub>m</sub>n = 1 and CKP<sub>m</sub>n = 1.The Slp setup time becomes "to SCKp↓" when DAP<sub>m</sub>n = 0 and CKP<sub>m</sub>n = 1 or DAP<sub>m</sub>n = 1 and CKP<sub>m</sub>n = 0.2. When DAP<sub>m</sub>n = 0 and CKP<sub>m</sub>n = 0 or DAP<sub>m</sub>n = 1 and CKP<sub>m</sub>n = 1.The Slp hold time becomes "from SCKp↓" when DAP<sub>m</sub>n = 0 and CKP<sub>m</sub>n = 1 or DAP<sub>m</sub>n = 1 and CKP<sub>m</sub>n = 0.3. When DAP<sub>m</sub>n = 0 and CKP<sub>m</sub>n = 0, or DAP<sub>m</sub>n = 1 and CKP<sub>m</sub>n = 1.The delay time to SOp output becomes "from SCKp↑" when DAP<sub>m</sub>n = 0 and CKP<sub>m</sub>n = 1, or DAP<sub>m</sub>n = 1 and CKP<sub>m</sub>n = 0.

4. C is the load capacitance of the SCKp and SOp output lines.

**Caution** Select the normal input buffer for the Slp, SCKp and SSlp pins and normal output mode and special slew rate for the SOp pin.**Remarks** 1. p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)2. f<sub>MCK</sub>: Serial array unit operation clock frequency


**CSI mode connection diagram (during communication at same potential)**

**CSI mode serial transfer timing (during communication at same potential)**  
 (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1)



**Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)



**CSI mode serial transfer timing (during communication at same potential)**  
**(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0)**



**Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)

**(6) During communication at same potential (simplified I<sup>2</sup>C mode)****(SDAr: N-ch open-drain output (EV<sub>DD</sub> tolerance) mode, SCLr: normal output mode)****(T<sub>A</sub> = -40 to +105°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCLr clock frequency	f <sub>SCL</sub>				1000 <sup>Note</sup>	kHz
Hold time when SCLr = "L"	t <sub>LOW</sub>		475			ns
Hold time when SCLr = "H"	t <sub>HIGH</sub>		475			ns
Data setup time (reception)	t <sub>SU:DAT</sub>		1/f <sub>MCK</sub> + 85			ns
Data hold time (transmission)	t <sub>HD:DAT</sub>	C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ	0		305	ns

**Note** f<sub>CLK</sub> ≤ f<sub>MCK</sub>/4 must also be satisfied.**Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)****Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)**

**Caution** Select the normal input buffer and N-ch open-drain output mode for the SDAr pin and normal output mode for the SCLr pin.

**Remarks**

1. R<sub>b</sub> [Ω]: Communication line (SDAr) pull-up resistance, C<sub>b</sub> [F]: Communication line (SCLr, SDAr) load capacitance
2. r: IICr (r = 00, 01, 10, 11)
3. f<sub>MCK</sub>: Serial array unit operation clock frequency


(7) During communication at same potential (simplified I<sup>2</sup>C mode) (SDAr and SCLr: N-ch open-drain output (EV<sub>DD</sub> tolerance) mode)

(T<sub>A</sub> = -40 to +105°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCLr clock frequency	f <sub>SCL</sub>			400 <sup>Note</sup>	kHz
Hold time when SCLr = "L"	t <sub>LOW</sub>	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 1.7 kΩ	1300		ns
		2.7 V ≤ V <sub>DD</sub> < 4.0 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.7 kΩ			
Hold time when SCLr = "H"	t <sub>HIGH</sub>	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 1.7 kΩ	600		ns
		2.7 V ≤ V <sub>DD</sub> < 4.0 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.7 kΩ			
Data setup time (reception)	t <sub>SU:DAT</sub>	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 1.7 kΩ	1/f <sub>MCK</sub> + 120		ns
		2.7 V ≤ V <sub>DD</sub> < 4.0 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.7 kΩ	1/f <sub>MCK</sub> + 270		ns
Data hold time (transmission)	t <sub>HD:DAT</sub>	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 1.7 kΩ	0	300	ns
		2.7 V ≤ V <sub>DD</sub> < 4.0 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.7 kΩ			

**Note** f<sub>CLK</sub> ≤ f<sub>MCK</sub>/4 must also be satisfied.

Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)




**Caution** Select the normal input buffer and N-ch open-drain output mode for the SDAr pin and SCLr pin.

**Remarks**

1. R<sub>b</sub> [Ω]: Communication line (SDAr, SCLr) pull-up resistance, C<sub>b</sub> [F]: Communication line (SDAr, SCLr) load capacitance, V<sub>b</sub> [V]: Communication line voltage
2. r: IICr (r = 00, 01, 10, 11)
3. f<sub>MCK</sub>: Serial array unit operation clock frequency





**Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)**

**Remark** r: IICr (r = 00, 01, 10, 11)

**(8) Communication at different potential (UART mode) (TXD output buffer: N-ch open-drain, RXD input buffer: TTL)****(T<sub>A</sub> = -40 to +105°C, 4.0 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)**

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Transfer rate	—	Reception	2.7 V ≤ V <sub>b</sub> ≤ EV <sub>DD0</sub> , V <sub>IH</sub> = 2.2 V, V <sub>IL</sub> = 0.8 V			f <sub>MCK</sub> /6	bps
			Theoretical value of the maximum transfer rate <sup>Note</sup> (C <sub>b</sub> = 30 pF)			5.3	Mbps
		Transmission	2.7 V ≤ V <sub>b</sub> ≤ EV <sub>DD0</sub> , V <sub>OH</sub> = 2.2 V, V <sub>OL</sub> = 0.8 V			Smaller number of the values given by f <sub>MCK</sub> /6 and expression 1 is applicable.	bps
			Theoretical value of the maximum transfer rate <sup>Note</sup> (C <sub>b</sub> = 30 pF) Normal slew rate			5.3	Mbps

**Note** Expression 1: Maximum transfer rate = 1 / [{ -C<sub>b</sub> × R<sub>b</sub> × ln (1 - 2.2/V<sub>b</sub>) } × 3]**UART mode connection diagram (during communication at different potential)**

**UART mode bit width (during communication at different potential) (reference)**

**Caution** Select the TTL input buffer for the RXD0 pin and RXD1 pin and N-ch open-drain output mode for the TXD0 pin and TXD1 pin.

- Remarks**
1.  $R_b$  [ $\Omega$ ]: Communication line (TXD) pull-up resistance,  $C_b$  [F]: Communication line (TXD) load capacitance,  $V_b$  [V]: Communication line voltage
  2.  $f_{MCK}$ : Serial array unit operation clock frequency

(9) During communication at different potential (3-V supply system) (CSI mode) (master mode, SCKp ... internal clock output, normal slew rate)

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $4.0\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	$t_{\text{KCY1}}$	$2.7\text{ V} \leq \text{V}_b \leq \text{EV}_{\text{DD}0}$ , $\text{C}_b = 30\text{ pF}$ , $\text{R}_b = 1.4\text{ k}\Omega$	400 <sup>Note3</sup>			ns
SCKp high-level width	$t_{\text{KH1}}$	$2.7\text{ V} \leq \text{V}_b \leq \text{EV}_{\text{DD}0}$ , $\text{C}_b = 30\text{ pF}$ , $\text{R}_b = 1.4\text{ k}\Omega$	$t_{\text{KCY1}}/2 - 75$			ns
SCKp low-level width	$t_{\text{KL1}}$	$2.7\text{ V} \leq \text{V}_b \leq \text{EV}_{\text{DD}0}$ , $\text{C}_b = 30\text{ pF}$ , $\text{R}_b = 1.4\text{ k}\Omega$	$t_{\text{KCY1}}/2 - 20$			ns
Slp setup time (to SCKp $\uparrow$ ) <sup>Note 1</sup>	$t_{\text{SIK1}}$	$2.7\text{ V} \leq \text{V}_b \leq \text{EV}_{\text{DD}0}$ , $\text{C}_b = 30\text{ pF}$ , $\text{R}_b = 1.4\text{ k}\Omega$	150			ns
Slp setup time (to SCKp $\downarrow$ ) <sup>Note 2</sup>	$t_{\text{SIK1}}$	$2.7\text{ V} \leq \text{V}_b \leq \text{EV}_{\text{DD}0}$ , $\text{C}_b = 30\text{ pF}$ , $\text{R}_b = 1.4\text{ k}\Omega$	70			ns
Slp hold time (from SCKp $\uparrow$ ) <sup>Note 1</sup>	$t_{\text{KSI1}}$	$2.7\text{ V} \leq \text{V}_b \leq \text{EV}_{\text{DD}0}$ , $\text{C}_b = 30\text{ pF}$ , $\text{R}_b = 1.4\text{ k}\Omega$	30			ns
Slp hold time (from SCKp $\downarrow$ ) <sup>Note 2</sup>	$t_{\text{KSI1}}$	$2.7\text{ V} \leq \text{V}_b \leq \text{EV}_{\text{DD}0}$ , $\text{C}_b = 30\text{ pF}$ , $\text{R}_b = 1.4\text{ k}\Omega$	30			ns
Delay time from SCKp $\downarrow$ to SOp output <sup>Note1</sup>	$t_{\text{KSO1}}$	$2.7\text{ V} \leq \text{V}_b \leq \text{EV}_{\text{DD}0}$ , $\text{C}_b = 30\text{ pF}$ , $\text{R}_b = 1.4\text{ k}\Omega$			120	ns
Delay time from SCKp $\uparrow$ to SOp output <sup>Note2</sup>	$t_{\text{KSO1}}$	$2.7\text{ V} \leq \text{V}_b \leq \text{EV}_{\text{DD}0}$ , $\text{C}_b = 30\text{ pF}$ , $\text{R}_b = 1.4\text{ k}\Omega$			40	ns


**Notes** 1. When  $\text{DAPmn} = 0$  and  $\text{CKPmn} = 0$ , or  $\text{DAPmn} = 1$  and  $\text{CKPmn} = 1$ .

2. When  $\text{DAPmn} = 0$  and  $\text{CKPmn} = 1$ , or  $\text{DAPmn} = 1$  and  $\text{CKPmn} = 0$ .

3.  $t_{\text{KCY1}} \geq 4/f_{\text{MCK}}$  must also be satisfied.

<R>

CSI mode connection diagram (during communication at different potential)



**Caution** Select the TTL input buffer for the Slp pin and N-ch open-drain output mode for the SOp pin and SCKp pin.


**Remarks** 1.  $\text{R}_b$  [ $\Omega$ ]: Communication line (SCKp, SOp) pull-up resistance,  $\text{C}_b$  [F]: Communication line (SO, SCKp) load capacitance,  $\text{V}_b$  [V]: Communication line voltage

2. p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)


3. AC characteristics of the serial array unit during communication at different potential in CSI mode are measured with the  $\text{V}_{\text{IH}}$  and  $\text{V}_{\text{IL}}$  below:

When  $4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$ ,  $2.7\text{ V} \leq \text{V}_b \leq 4.0\text{ V}$ :  $\text{V}_{\text{IH}} = 2.2\text{ V}$ ,  $\text{V}_{\text{IL}} = 0.8\text{ V}$

**CSI mode serial transfer timing (master mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1)**



**CSI mode serial transfer timing (master mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0)**



**Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)

**(10) During communication at different potential (3-V supply system) (CSI mode) (slave mode, SCKp ... external clock input, normal slew rate)**

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $4.0\text{ V} \leq V_{DD0} = V_{DD1} = V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = V_{SS0} = V_{SS1} = 0\text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	$t_{KCY2}$	$2.7\text{ V} \leq V_b \leq V_{DD}$ $32\text{ MHz} < f_{MCK}$	$18/f_{MCK}$			ns
		$24\text{ MHz} < f_{MCK} \leq 32\text{ MHz}$	$14/f_{MCK}$			ns
		$20\text{ MHz} < f_{MCK} \leq 24\text{ MHz}$	$12/f_{MCK}$			ns
		$8\text{ MHz} < f_{MCK} \leq 20\text{ MHz}$	$10/f_{MCK}$			ns
		$4\text{ MHz} < f_{MCK} \leq 8\text{ MHz}$	$8/f_{MCK}$			ns
		$f_{MCK} \leq 4\text{ MHz}$	$6/f_{MCK}$			ns
SCKp high-level width, low-level width	$t_{KH2}, t_{KL2}$	$2.7\text{ V} \leq V_b \leq V_{DD}$	$t_{KCY2}/2 - 20$			ns
Slp setup time (to SCKp $\uparrow$ ) <sup>Note 1</sup>	$t_{SIK2}$		90			ns
Slp hold time (from SCKp $\uparrow$ ) <sup>Note 2</sup>	$t_{SI2}$		$1/f_{MCK} + 50$			ns
Delay time from SCKp $\downarrow$ to SOp output <sup>Note 3</sup>	$t_{KSO2}$	$2.7\text{ V} \leq V_b \leq V_{DD}$ , $C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$			$2/f_{MCK} + 120$	ns
SSlp setup time	$t_{SSIK}$	DAP = 0	120			ns
		DAP = 1	$1/f_{MCK} + 120$			ns
SSlp hold time	$t_{KSSI}$	DAP = 0	$1/f_{MCK} + 120$			ns
		DAP = 1	120			ns

**Notes** 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.


The Slp setup time becomes “to SCKp $\downarrow$ ” when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.

2. When DAPmn = 0 and CKPmn = 0 or DAPmn = 1 and CKPmn = 1.

The Slp hold time becomes “from SCKp $\downarrow$ ” when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.

3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.


The delay time to SOp output becomes “from SCKp $\uparrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**CSI mode connection diagram (during communication at different potential)**


**Caution** Select the TTL input buffer for the Slp, SCKp and SSIp pins and N-ch open-drain output mode for the SOp pin.

- Remarks**
1.  $R_b$  [ $\Omega$ ]: Communication line (SO<sub>p</sub>) pull-up resistance,  $C_b$  [F]: Communication line (SO<sub>p</sub>) load capacitance,  $V_b$  [V]: Communication line voltage
  2. p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)
  3. AC characteristics of the serial array unit during communication at different potential in CSI mode are measured with the  $V_{IH}$  and  $V_{IL}$  below:  
When  $4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$ ,  $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ :  $V_{IH} = 2.2\text{ V}$ ,  $V_{IL} = 0.8\text{ V}$

**CSI mode serial transfer timing (slave mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1)**



**CSI mode serial transfer timing (slave mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0)**



**Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)





**(11) During communication at different potential (3-V supply system) (simplified I<sup>2</sup>C mode)**

(SDAr: TTL input buffer mode or N-ch open-drain output (EV<sub>DD</sub> tolerance) mode, SCLr: N-ch open-drain output (EV<sub>DD</sub> tolerance) mode)

(T<sub>A</sub> = -40 to +105°C, 4.0 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCLr clock frequency	f <sub>SCL</sub>	2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 1.4 kΩ		400 <sup>Note</sup>	kHz
Hold time when SCLr = "L"	t <sub>LOW</sub>	2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 1.4 kΩ	1200		ns
Hold time when SCLr = "H"	t <sub>HIGH</sub>	2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 1.4 kΩ	600		ns
Data setup time (reception)	t <sub>SU:DAT</sub>	2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 1.4 kΩ	135 + 1/f <sub>MCK</sub>		ns
Data hold time (transmission)	t <sub>HD:DAT</sub>	2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 1.4 kΩ	0	140	ns

**Note** f<sub>SCL</sub> ≤ f<sub>MCK</sub>/4 must also be satisfied.

**Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)****Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)**

**Caution** Select the TTL input buffer and the N-ch open-drain output mode for the SDAr pin and N-ch open-drain output mode for the SCLr pin.

**Remarks**

1. R<sub>b</sub> [Ω]: Communication line (SDAr, SCLr) pull-up resistance, C<sub>b</sub> [F]: Communication line (SDAr, SCLr) load capacitance, V<sub>b</sub> [V]: Communication line voltage
2. f<sub>MCK</sub>: Serial array unit operation clock frequency

## 3.5.2 Serial Interface IICA

(T<sub>A</sub> = -40 to +105°C, 2.7 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

Parameter	Symbol	Conditions	Normal Mode		Fast Mode		Fast Mode Plus		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<R> SCLA0 clock frequency	f <sub>SCL</sub>	Fast mode plus: 10 MHz ≤ f <sub>MCK</sub>					0	1000	kHz
		Fast mode: 3.5 MHz ≤ f <sub>MCK</sub>			0	400			kHz
		Normal mode: 1 MHz ≤ f <sub>MCK</sub>	0	100					kHz
Setup time of restart condition <sup>Note 1</sup>	t <sub>SU:STA</sub>		4.7		0.6		0.26		μs
Hold time	t <sub>HD:STA</sub>		4.0		0.6		0.26		μs
Hold time when SCLA0 = "L"	t <sub>LOW</sub>		4.7		1.3		0.5		μs
Hold time when SCLA0 = "H"	t <sub>HIGH</sub>		4.0		0.6		0.26		μs
Data setup time (reception)	t <sub>SU:DAT</sub>		250		100		50		ns
Data hold time (transmission) <sup>Note 2</sup>	t <sub>HD:DAT</sub>		0	3.45	0	0.9	0		μs
Setup time of stop condition	t <sub>SU:STO</sub>		4.0		0.6		0.26		μs
Bus-free time	t <sub>BUF</sub>		4.7		1.3		0.5		μs

**Notes** 1. The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of t<sub>HD:DAT</sub> is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.


**Remark** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: C<sub>b</sub> = 400 pF, R<sub>b</sub> = 2.7 kΩ

Fast mode: C<sub>b</sub> = 320 pF, R<sub>b</sub> = 1.1 kΩ

Fast mode plus: C<sub>b</sub> = 120 pF, R<sub>b</sub> = 1.1 kΩ

IICA serial transfer timing



### 3.5.3 On-chip Debug (UART)

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.7\text{ V} \leq \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0\text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate	—		115.2 k		1 M	bps

### 3.5.4 LIN/UART Module (RLIN3) UART Mode

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.7\text{ V} \leq \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0\text{ V}$ )


Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Transfer rate	—	Operation mode, HALT mode	LIN communication clock source ( $f_{\text{CLK}}$ or $f_{\text{MX}}$ ): 4 to 40 MHz			4000	kbps
		SNOOZE mode	LIN communication clock source ( $f_{\text{CLK}}$ ): 2 to 40 MHz			9.6	

### 3.5.5 CAN-FD Communication Interface (RS-CANFD lite) Timing

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.7\text{ V} \leq \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0\text{ V}$ )

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Transfer rate	—	Classical CAN mode				1	Mbps
		CAN-FD mode	Data bit rate			5	Mbps
		CAN-FD mode	Nominal bit rate			1	Mbps
Internal delay time <sup>Note</sup>	$t_{\text{NODE}}$					50	ns

**Note**  $t_{\text{NODE}} = \text{Internal input delay time } (t_{\text{INPUT}}) + \text{Internal output delay time } (t_{\text{OUTPUT}})$



### 3.6 Analog Characteristics

#### 3.6.1 A/D Converter Characteristics

Classification of A/D converter characteristics

Input channel \ Reference	Reference voltage (+) = $AV_{REFP}$ Reference voltage (-) = $AV_{REFM}$	Reference voltage (+) = $V_{DD}$ Reference voltage (-) = $V_{SS}$
ANI0 to ANI5, ANI8 to ANI30	3.6.1 (1)	3.6.1 (2)
ANI6, ANI7	—	3.6.1 (2)
Internal reference voltage (+)	3.6.1 (1)	3.6.1 (2)

(1) When Reference voltage (+) =  $AV_{REFP}$ , Reference voltage (-) =  $AV_{REFM} = 0\text{ V}$ ,  
target ANI pin: ANI0 to ANI5, ANI8 to ANI30, Internal reference voltage (+).

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$ , Reference voltage (+) =  $AV_{REFP}$ ,  
Reference voltage (-) =  $AV_{REFM} = 0\text{ V}$ ) (1/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES				12	bit
Overall error <sup>Note 1</sup>	ABS	ANI0 to ANI5, ANI8 to ANI23 <sup>Note 2</sup> , [ $4.5\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$ ]			$\pm 5.0$	LSB
		ANI0 to ANI5, ANI8 to ANI23 <sup>Note 2</sup> , [ $2.7\text{ V} \leq AV_{REFP} = V_{DD} < 4.5\text{ V}$ ]			$\pm 5.0$	LSB
		ANI1, ANI2 <sup>Note 3</sup> , [ $4.5\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$ ] [ $0.25\text{ V} \leq V_{AIN} \leq V_{DD} - 0.25\text{ V}$ ]			$\pm 6.0$	LSB
		ANI1, ANI2 <sup>Note 3</sup> , [ $2.7\text{ V} \leq AV_{REFP} = V_{DD} < 4.5\text{ V}$ ] [ $0.25\text{ V} \leq V_{AIN} \leq V_{DD} - 0.25\text{ V}$ ]			$\pm 8.0$	LSB
		ANI24 to ANI30, [ $4.5\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$ ]			$\pm 11.0$	LSB
		ANI24 to ANI30, [ $2.7\text{ V} \leq AV_{REFP} = V_{DD} < 4.5\text{ V}$ ]			$\pm 13.0$	LSB
Integral linearity error <sup>Note 1</sup>	INL	ANI0 to ANI5, ANI8 to ANI23, [ $AV_{REFP} = V_{DD}$ ]			$\pm 3.0$	LSB
		ANI24 to ANI30, [ $AV_{REFP} = V_{DD}$ ]			$\pm 7.0$	LSB
Differential linearity error <sup>Note 1</sup>	DNL	ANI0 to ANI5, ANI8 to ANI23, [ $AV_{REFP} = V_{DD}$ ]			$\pm 1.5$	LSB
		ANI24 to ANI30, [ $AV_{REFP} = V_{DD}$ ]			$\pm 3.5$	LSB
Zero-scale error <sup>Note 1</sup>	ZSE	ANI0 to ANI5, ANI8 to ANI23 <sup>Note 2</sup> , [ $AV_{REFP} = V_{DD}$ ]			$\pm 4.5$	LSB
		ANI24 to ANI30, [ $AV_{REFP} = V_{DD}$ ]			$\pm 8.5$	LSB
Full-scale error <sup>Note 1</sup>	FSE	ANI0 to ANI5, ANI8 to ANI23 <sup>Note 2</sup> , [ $AV_{REFP} = V_{DD}$ ]			$\pm 4.5$	LSB
		ANI24 to ANI30, [ $AV_{REFP} = V_{DD}$ ]			$\pm 8.5$	LSB

(Notes are at the end of this table.)

(2/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Reference voltage (+)	$AV_{REFP}$		2.7		$V_{DD}$	V
Analog input voltage	$V_{AIN}$	ANI0 to ANI5, ANI8 to ANI30	0		$AV_{REFP}$	V
Internal reference voltage (+)	$V_{BGR}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	1.38	1.45	1.5	V
Analog input slew rate	SR				0.4	V/ $\mu$ s
Operation clock	$f_{AD}$		2		40	MHz
Conversion time <sup>Note 4</sup> (per 1 channel)	$t_{CONV}$	ADCLK = 40 MHz, input impedance $\leq 0.5\text{ k}\Omega$				
		ANI0 to ANI5, ANI8 to ANI15 <sup>Note 2</sup>	1.125			$\mu$ s
		ANI16 to ANI30	1.8			$\mu$ s
		ANI1, ANI2 <sup>Note 3</sup>	2.1			$\mu$ s

**Notes** 1. Excludes quantization error ( $\pm 1/2$  LSB).

2. In case that dedicated sample & hold circuit is not used.

3. In case that dedicated sample & hold circuit is used.

4. The A/D conversion processing time ( $t_{CONV}$ ) consists of sampling time and time for conversion by successive approximation.

(2) When Reference voltage (+) =  $V_{DD}$ , Reference voltage (-) =  $V_{SS}$ ,  
target ANI pin: ANI0 to ANI30, Internal reference voltage (+).

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$ , Reference voltage (+) =  $V_{DD}$ ,  
Reference voltage (-) =  $V_{SS}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES				12	bit
Overall error <sup>Note 1</sup>	ABS	ANI0 to ANI23 <sup>Note 2</sup> , $[4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}]$			$\pm 13.0$	LSB
		ANI0 to ANI23 <sup>Note 2</sup> , $[2.7\text{ V} \leq V_{DD} < 4.5\text{ V}]$			$\pm 15.0$	LSB
		ANI1, ANI2 <sup>Note 3</sup> , $[4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}]$ , $[0.25\text{ V} \leq V_{AIN} \leq V_{DD} - 0.25\text{ V}]$			$\pm 14.0$	LSB
		ANI1, ANI2 <sup>Note 3</sup> , $[2.7\text{ V} \leq V_{DD} < 4.5\text{ V}]$ , $[0.25\text{ V} \leq V_{AIN} \leq V_{DD} - 0.25\text{ V}]$			$\pm 16.0$	LSB
		ANI24 to ANI30, $[4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}]$			$\pm 19.0$	LSB
		ANI24 to ANI30, $[2.7\text{ V} \leq V_{DD} < 4.5\text{ V}]$			$\pm 21.0$	LSB
Integral linearity error <sup>Note 1</sup>	INL	ANI0 to ANI23			$\pm 7.0$	LSB
		ANI24 to ANI30			$\pm 9.0$	LSB
Differential linearity error <sup>Note 1</sup>	DNL	ANI0 to ANI23			$\pm 3.5$	LSB
		ANI24 to ANI30			$\pm 5.5$	LSB
Zero-scale error <sup>Note 1</sup>	ZSE	ANI0 to ANI23 <sup>Note 2</sup>			$\pm 14.5$	LSB
		ANI24 to ANI30			$\pm 18.5$	LSB
Full-scale error <sup>Note 1</sup>	FSE	ANI0 to ANI23 <sup>Note 2</sup>			$\pm 14.5$	LSB
		ANI24 to ANI30			$\pm 18.5$	LSB
Analog input voltage	$V_{AIN}$	ANI0 to ANI30	0		$V_{DD}$	V
Internal reference voltage (+)	$V_{BGR}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	1.38	1.45	1.5	V
Analog input slew rate	SR				0.4	V/ $\mu\text{s}$
Operation clock	$f_{AD}$		2		40	MHz
Conversion time <sup>Note 4</sup> (per 1 channel)	$t_{CONV}$	ADCLK = 40 MHz, input impedance $\leq 0.5\text{ k}\Omega$				
		ANI0 to ANI15 <sup>Note 2</sup>	1.125			$\mu\text{s}$
		ANI16 to ANI30	1.8			$\mu\text{s}$
		ANI1, ANI2 <sup>Note 3</sup>	2.1			$\mu\text{s}$

**Notes** 1. Excludes quantization error ( $\pm 1/2$  LSB).

2. In case that dedicated sample & hold circuit is not used.

3. In case that dedicated sample & hold circuit is used.

4. The A/D conversion processing time ( $t_{CONV}$ ) consists of sampling time and time for conversion by successive approximation.

## 3.6.2 D/A Converter Characteristics

(T<sub>A</sub> = -40 to +105°C, 2.7 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES					8	bit
Overall error	AINL	Rload = 4 MΩ	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V			±2.5	LSB
		Rload = 8 MΩ	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V			±2.5	LSB
Settling time	t <sub>SET</sub>	Cload = 20 pF	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V			3	μs

## 3.6.3 Comparator Characteristics

(T<sub>A</sub> = -40 to +105°C, 2.7 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input offset voltage	V <sub>IOCOMP</sub>			±5	±40	mV
Input voltage range	V <sub>ICMP</sub>		0		V <sub>DD</sub>	V
Response time	t <sub>CR</sub> , t <sub>CF</sub>	Input amplitude ±100 mV		70	200	ns
Stabilization wait time during input channel switching <sup>Note 1</sup>	t <sub>WAIT</sub>	Input amplitude ±100 mV	300			ns
Operation stabilization wait time <sup>Note 2</sup>	t <sub>CMP</sub>	3.3 V ≤ V <sub>DD</sub> ≤ 5.5 V	1			μs
		2.7 V ≤ V <sub>DD</sub> < 3.3 V	3			μs


**Notes** 1. Period of time from when the comparator input channel is switched until the comparator is switched to output.

2. Period of time from when the comparator operation is enabled (HCMPON bit in CMPCTL is set to 1) until the comparator satisfies the DC/AC characteristics.

## 3.6.4 POR Circuit Characteristics

(T<sub>A</sub> = -40 to +105°C, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage <sup>Note 1</sup>	V <sub>POR</sub>	Power supply rise time	1.48	1.56	1.62	V
	V <sub>PDR</sub>	Power supply fall time	1.47	1.55	1.61	V
Minimum pulse width <sup>Note 2</sup>	T <sub>PW</sub>		300			μs
Detection delay time	T <sub>PD</sub>				350	μs

**Notes** 1. This indicates the POR circuit characteristics, and normal operation is not guaranteed under the condition of less than lower limit operation voltage (2.7 V).2. Minimum time required for a POR reset when V<sub>DD</sub> exceeds below V<sub>PDR</sub>.

## 3.6.5 LVD Circuit Characteristics

## (1) LVD detection voltage of interrupt mode or reset mode

(T<sub>A</sub> = -40 to +105°C, V<sub>PDR</sub> ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	Supply voltage level	V <sub>LVD0</sub>	Power supply rise time	4.62	4.74	4.84	V
			Power supply fall time	4.52	4.64	4.74	V
		V <sub>LVD1</sub>	Power supply rise time	4.50	4.62	4.72	V
			Power supply fall time	4.40	4.52	4.62	V
		V <sub>LVD2</sub>	Power supply rise time	4.30	4.42	4.51	V
			Power supply fall time	4.21	4.32	4.41	V
		V <sub>LVD3</sub>	Power supply rise time	3.13	3.22	3.29	V
			Power supply fall time	3.07	3.15	3.22	V
		V <sub>LVD4</sub>	Power supply rise time	2.95	3.02	3.09	V
			Power supply fall time	2.89	2.96	3.02	V
		V <sub>LVD5</sub>	Power supply rise time	2.74	2.81	2.87	V
			Power supply fall time	2.68 <sup>Note</sup>	2.75	2.81	V
Minimum pulse width		t <sub>LW</sub>		300			μs
Detection delay time		t <sub>LD</sub>				300	μs

**Note** The minimum value exceeds below the lower limit operation voltage (2.7 V), however, in reset mode, normal operation (same behavior when V<sub>DD</sub> = 2.7 V) is possible until a reset is effected at the power supply falling time.

## (2) LVD detection voltage of interrupt and reset mode

(T<sub>A</sub> = -40 to +105°C, V<sub>PDR</sub> ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Interrupt and reset mode	V <sub>LVD5</sub>	VPOC2, VPOC1, VPOC0 = 0, 0, 1 <sup>Note 1</sup> , falling reset voltage: 2.75 V	2.68 <sup>Note 2</sup>	2.75	2.81	V
	V <sub>LVD2</sub>	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	4.30	4.42	V
			Falling interrupt voltage	4.21	4.32	V
	V <sub>LVD5</sub>	VPOC2, VPOC1, VPOC0 = 0, 1, 0 <sup>Note 1</sup> , falling reset voltage: 2.75 V	2.68 <sup>Note 2</sup>	2.75	2.81	V
	V <sub>LVD1</sub>	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	4.50	4.62	V
			Falling interrupt voltage	4.40	4.52	V
	V <sub>LVD5</sub>	VPOC2, VPOC1, VPOC0 = 0, 1, 1 <sup>Note 1</sup> , falling reset voltage: 2.75 V	2.68 <sup>Note 2</sup>	2.75	2.81	V
	V <sub>LVD3</sub>	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	3.13	3.22	V
			Falling interrupt voltage	3.07	3.15	V
	V <sub>LVD0</sub>	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	4.62	4.74	V
			Falling interrupt voltage	4.52	4.64	V

**Notes** 1. These values indicate setting values of option bytes.

2. The minimum value exceeds below the lower limit operation voltage (2.7 V), however, in reset mode, normal operation (same behavior when V<sub>DD</sub> = 2.7 V) is possible until a reset is effected at the power supply falling time.



### 3.7 Power Supply Voltage Rising Time

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0$  V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Maximum power supply voltage rising slope	Svrmax	0 V $\rightarrow$ $V_{DD}$ ( $V_{POC2} = 0$ or 1 <sup>Note 2</sup> )			50 <sup>Note 3</sup>	V/ms
Minimum power supply voltage rising slope <sup>Note 1</sup>	Svrmin	0 V $\rightarrow$ 2.7 V	6.5			V/ms

**Notes** 1. The minimum power supply voltage rising slope is applied only under the following condition.

When the voltage detection (LVD) circuit is not used ( $V_{POC2} = 1$ ) and an external reset circuit is not used or when a reset is not effected until  $V_{DD} = 2.7$  V.

2. These values indicate setting values of option bytes.

3. If the power supply drops below  $V_{PDR}$  and a POR reset is effected, this specification is also applied when the power supply is recovered without dropping to 0 V.

### 3.8 Regulator Output Voltage Characteristics

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0$  V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
REGC output voltage <sup>Note</sup>	$V_{OREGC}$	$C = 0.47$ to $1$ $\mu\text{F}$	2.0	2.1	2.2	V

**Note** Other than the following conditions are applicable.


- In STOP mode.
- When the high-speed system clock ( $f_{MX}$ ), the high-speed on-chip oscillator clock ( $f_{IH}$ ), and PLL clock ( $f_{PLL}$ ) are stopped during CPU operation with the subsystem/low-speed on-chip oscillator clock select clock ( $f_{SL}$ ).
- When the high-speed system clock ( $f_{MX}$ ), the high-speed on-chip oscillator clock ( $f_{IH}$ ), and PLL clock ( $f_{PLL}$ ) are stopped during the HALT mode when the CPU operation with the subsystem/low-speed on-chip oscillator clock select ( $f_{SL}$ ) has been set.

### 3.9 RAM Data Retention Characteristics

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0$  V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	$V_{DDDR}$		1.47 <sup>Note</sup>		5.5	V

**Note** This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



### 3.10 Flash Memory Programming Characteristics

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
System clock frequency	f <sub>CLK</sub>		2		40	MHz
Number of code flash rewrites <sup>Notes 1, 2, 3</sup>	C <sub>erwr</sub>	Retained for 20 years T <sub>A</sub> = +85°C <sup>Note 4</sup>	1,000			Times
Number of data flash rewrites <sup>Notes 1, 2, 3</sup>		Retained for 20 years T <sub>A</sub> = +85°C <sup>Note 4</sup>	10,000			
		Retained for 5 years T <sub>A</sub> = +85°C <sup>Note 4</sup>	100,000			
Erase time	T <sub>erasa</sub>	Block erase	5			ms
Write time	T <sub>wrwa</sub>	1 word write	10			μs

- Notes**
- 1 erase + 1 write after the erase is regarded as 1 rewrite. The starting point of the retaining years are after the erase.
  2. When using flash memory programmer and Renesas Electronics self programming code.
  3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.
  4. The average temperature for data retention.

#### (1) Code flash memory processing time

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$ )

Item	Conditions	$f_{\text{CLK}} = 2\text{ MHz}$		$f_{\text{CLK}} = 4\text{ MHz}$		$f_{\text{CLK}} = 8\text{ MHz}$		$f_{\text{CLK}} = 16\text{ MHz}$		Unit
		TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	
Programming time	4 bytes	74.0	690.0	61.0	580.0	56.0	530.0	54.0	510.0	$\mu\text{s}$
Erasure time	1 KB	6.9	245.0	6.1	230.0	5.8	225.0	5.6	220.0	ms
Blank checking time	4 bytes	–	29.0	–	22.0	–	19.0	–	17.0	$\mu\text{s}$
	1 KB	–	800.0	–	405.0	–	245.0	–	145.0	$\mu\text{s}$
Internal verify time	4 bytes	–	350.0	–	175.0	–	90.0	–	45.0	$\mu\text{s}$
	1 KB	–	19.0	–	9.5	–	5.0	–	2.5	ms

Item	Conditions	$f_{\text{CLK}} = 20\text{ MHz}$		$f_{\text{CLK}} = 32\text{ MHz}$		$f_{\text{CLK}} = 40\text{ MHz}$		Unit
		TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	
Programming time	4 bytes	54.0	510.0	53.0	500.0	53.0	500.0	$\mu\text{s}$
Erasure time	1 KB	5.6	220.0	5.5	220.0	5.5	220.0	ms
Blank checking time	4 bytes	–	17.0	–	16.0	–	16.0	$\mu\text{s}$
	1 KB	–	145.0	–	135.0	–	135.0	$\mu\text{s}$
Internal verify time	4 bytes	–	35.0	–	22.0	–	18.0	$\mu\text{s}$
	1 KB	–	2.0	–	1.2	–	1.0	ms

**Caution** The listed values do not include the time until the operations of the flash memory start following execution of an instruction by software.

**(2) Data flash memory processing time****(T<sub>A</sub> = -40 to +105°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)**

Item	Conditions	f <sub>CLK</sub> = 2 MHz		f <sub>CLK</sub> = 4 MHz		f <sub>CLK</sub> = 8 MHz		f <sub>CLK</sub> = 16 MHz		Unit
		TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	
Programming time	1 byte	60.0	550.0	49.0	450.0	44.0	410.0	42.0	390.0	μs
Erase time	1 KB	11.5	340.0	8.4	275.0	7.1	250.0	6.3	235.0	ms
Blank checking time	1 byte	–	29.0	–	22.0	–	19.0	–	17.0	μs
	1 KB	–	3.1	–	1.6	–	0.95	–	0.55	ms
Internal verify time	1 byte	–	350.0	–	175.0	–	90.0	–	45.0	μs
	1 KB	–	76.0	–	38.0	–	19.0	–	9.5	ms

Item	Conditions	f <sub>CLK</sub> = 20 MHz		f <sub>CLK</sub> = 32 MHz		f <sub>CLK</sub> = 40 MHz		Unit
		TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	
Programming time	1 byte	42.0	390.0	41.0	380.0	41.0	380.0	μs
Erase time	1 KB	6.3	235.0	6.2	235.0	6.2	235.0	ms
Blank checking time	1 byte	–	17.0	–	16.0	–	16.0	μs
	1 KB	–	0.55	–	0.5	–	0.5	ms
Internal verify time	1 byte	–	35.0	–	22.0	–	18.0	μs
	1 KB	–	7.5	–	4.7	–	3.8	ms

**Caution** The listed values do not include the time until the operations of the flash memory start following execution of an instruction by software.


**3.11 Dedicated Flash Memory Programmer Communication (UART)****(T<sub>A</sub> = -40 to +105°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate	–	During serial programming	115.2 k		1 M	bps

### 3.12 Timing of Entry to Flash Memory Programming Modes

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.7\text{ V} \leq \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0\text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time to complete the communication for the initial setting after the external reset is released	$t_{\text{SUNIT}}$	POR and LVD reset must be released before the external reset is released.			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	$t_{\text{SU}}$	POR and LVD reset must be released before the external reset is released.	10			$\mu\text{s}$
Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)	$t_{\text{HD}}$	POR and LVD reset must be released before the external reset is released.	1			ms



<1> The low level is input to the TOOL0 pin.

<2> The external reset is released (POR and LVD reset must be released before the external reset is released.).

<3> The TOOL0 pin is set to the high level.

<4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

**Remarks 1.**  $t_{\text{SUNIT}}$ : Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.

**2.**  $t_{\text{SU}}$ : Time to release the external reset after the TOOL0 pin is set to the low level

**3.**  $t_{\text{HD}}$ : Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)

## 4. ELECTRICAL SPECIFICATIONS (GRADE 4)

- Cautions**
1. RL78/F23 and RL78/F24 have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
  2. With products not provided with an EV<sub>DD0</sub>, EV<sub>DD1</sub>, EV<sub>SS0</sub>, or EV<sub>SS1</sub> pin, replace EV<sub>DD0</sub> and EV<sub>DD1</sub> with V<sub>DD</sub>, or replace EV<sub>SS0</sub> and EV<sub>SS1</sub> with V<sub>SS</sub>.
  3. The pins mounted depending on the product. For details, refer to 1.5 Pin Configurations and 2.1 Pin Function List.

## 4.1 Absolute Maximum Ratings

(1/3)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	$V_{DD}$		-0.5 to +6.5	V
	$EV_{DD0}, EV_{DD1}$	$EV_{DD0} = EV_{DD1} = V_{DD}$	-0.5 to +6.5	V
	$V_{SS}$		-0.5 to +0.3	V
	$EV_{SS0}, EV_{SS1}$	$EV_{SS0} = EV_{SS1}$	-0.5 to +0.3	V
REGC pin input voltage	$V_{IREGC}$	REGC	-0.3 to +2.8 and -0.3 to $V_{DD}+0.3$ <sup>Note 1</sup>	V
Input voltage	$V_{I1}$	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157	-0.3 to $EV_{DD0} + 0.3$ and -0.3 to $V_{DD} + 0.3$ <sup>Note 2</sup>	V
	$V_{I2}$	P33, P34, P80 to P87, P90 to P97, P100 to P105, P121 to P124, P137, RESET	-0.3 to $V_{DD} + 0.3$ <sup>Note 2</sup>	V
Output voltage	$V_{O1}$	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157	-0.3 to $EV_{DD0} + 0.3$ and -0.3 to $V_{DD} + 0.3$ <sup>Note 2</sup>	V
	$V_{O2}$	P33, P34, P80 to P87, P90 to P97, P100 to P105	-0.3 to $V_{DD} + 0.3$	V
Analog input voltage	$V_{AI1}$	ANI24 to ANI30	-0.3 to $EV_{DD0} + 0.3$ and -0.3 to $AV_{REF(+)} + 0.3$ <sup>Notes 2, 3</sup>	V
	$V_{AI2}$	ANI0 to ANI23	-0.3 to $V_{DD} + 0.3$ and -0.3 to $AV_{REF(+)} + 0.3$ <sup>Notes 2, 3</sup>	V

**Notes** 1. Connect the REGC pin to  $V_{SS}$  via a capacitor (0.47 to 1  $\mu$ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

2. Must be 6.5 V or lower.

3. For pins to be used in A/D conversion, the voltage should not exceed the value  $AV_{REF(+)} + 0.3$ .

**Caution** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(2/3)

Parameter	Symbol	Conditions		Ratings	Unit
Output current, high	I <sub>OH1</sub>	Per pin	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157	-40	mA
		Total of all pins -170 mA	P01, P02, P40 to P47, P120, P125 to P127, P150 to P153	-70	mA
			P00, P03, P10 to P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157	-100	mA
	I <sub>OH2</sub>	Per pin	P33, P34, P80 to P87, P90 to P97, P100 to P105	-0.5	mA
		Total of all pins		-2	mA
Output current, low	I <sub>OL1</sub>	Per pin	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157	40	mA
		Total of all pins 170 mA	P01, P02, P40 to P47, P120, P125 to P127, P150 to P153	70	mA
			P00, P03, P10 to P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157	100	mA
	I <sub>OL2</sub>	Per pin	P33, P34, P80 to P87, P90 to P97, P100 to P105	1	mA
		Total of all pins		5	mA

**Caution** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(3/3)

Parameter	Symbol	Conditions		Ratings	Unit
Positive injected current ( $V_I > V_{DD}$ ) <sup>Note</sup>	$I_{INJP}$	Per pin	P00 to P03, P10 to P17, P30 to P32, P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	5	mA
			P70 to P74, P80 to P87, P90 to P97, P100 to P105, P120, P125	2	mA
Negative injected current ( $V_I < V_{SS}$ ) <sup>Note</sup>	$I_{INJN}$	Per pin	P00 to P03, P10 to P17, P30 to P32, P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	-5	mA
			P70 to P74, P80 to P87, P90 to P97, P100 to P105, P120, P125	-0.5	mA
Sum of all positive injected currents <sup>Note</sup>	$\Sigma I_{INJP}$	Total of all pins	P00 to P03, P10 to P17, P30 to P32, P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	40	mA
			P70 to P74, P80 to P87, P90 to P97, P100 to P105, P120, P125	10	mA
Sum of all negative injected currents <sup>Note</sup>	$\Sigma I_{INJN}$	Total of all pins	P00 to P03, P10 to P17, P30 to P32, P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	-40	mA
			P70 to P74, P80 to P87, P90 to P97, P100 to P105, P120, P125	-2	mA
Total of all injected currents <sup>Note</sup>	$\Sigma  I_{INJP}  + \Sigma  I_{INJN} $	Total of all pins	P00 to P03, P10 to P17, P30 to P32, P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	40	mA
			P70 to P74, P80 to P87, P90 to P97, P100 to P105, P120, P125	10	mA
Operating ambient temperature	$T_A$	In normal operation mode		-40 to +125	°C
		In flash memory programming mode			
Storage temperature	$T_{stg}$			-65 to +150	°C

**Note** Conditions:  $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$

**Caution** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remarks**


1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
2.  $V_I$ : This is the input voltage level to the port pins.



## 4.2 Oscillator Characteristics

### 4.2.1 Main System Clock Oscillator Characteristics

( $T_A = -40$  to  $+125^\circ\text{C}$ ,  $2.7\text{ V} \leq E_{VDD0} = E_{VDD1} = V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = E_{VSS0} = E_{VSS1} = 0\text{ V}$ )

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator/ Crystal resonator		X1 clock oscillation frequency (fx)	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	2.0		20.0	MHz

**Cautions** 1. When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as  $V_{SS}$ .
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.

2. Customers are requested to consult the resonator manufacturer to select an appropriate resonator and to determine the proper oscillation constant. Customers are also requested to adequately evaluate the oscillation on their system. Determine the X1 clock oscillation stabilization time using the oscillation stabilization time of the oscillation stabilization time counter status register (OSTC) and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

#### 4.2.2 On-chip Oscillator Characteristics


( $T_A = -40$  to  $+125^\circ\text{C}$ ,  $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$ )

Oscillators	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency <sup>Note</sup>	$f_{\text{IH}}$		2		80	MHz
High-speed on-chip oscillator clock frequency accuracy	—		-2.0		+2.0	%
Low-speed on-chip oscillator clock frequency	$f_{\text{IL}}$ , $f_{\text{WDT}}$			15		kHz
Low-speed on-chip oscillator clock frequency accuracy	—		-15		+15	%

**Note** High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H/040C2H) and bits 0 to 2 of the HOCODIV register.

## 4.2.3 Subsystem Clock Oscillator Characteristics

(T<sub>A</sub> = -40 to +125°C, 2.7 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

Resonator	Recommended Circuit	Item	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator		XT1 clock oscillation frequency (f <sub>XT</sub> )	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	29.0	32.768	35.0	kHz

**Cautions** 1. When using the XT1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
  - Do not cross the wiring with the other signal lines.
  - Do not route the wiring near a signal line through which a high fluctuating current flows.
  - Always make the ground point of the oscillator capacitor the same potential as V<sub>SS</sub>.
  - Do not ground the capacitor to a ground pattern through which a high current flows.
  - Do not fetch signals from the oscillator.
2. The XT1 oscillator is designed as a low-amplitude circuit for reducing power consumption and thus required to be adequately evaluated on the system. Customers are requested to consult the resonator manufacturer to select an appropriate resonator and to determine the proper oscillation constant.

## 4.2.4 PLL Circuit Characteristics

(T<sub>A</sub> = -40 to +125°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Resonator	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
PLL input enable clock frequency <sup>Note 1</sup>	f <sub>PLLI</sub>	f <sub>MAIN</sub> : 4.0 MHz	FMAINDIV[1:0] = 00B	3.92	4.0	4.08	MHz
		f <sub>MAIN</sub> : 8.0 MHz	FMAINDIV[1:0] = 00B	7.84	8.0	8.16	MHz
		f <sub>MAIN</sub> : 16.0 MHz	FMAINDIV[1:0] = 10B	7.84	8.0	8.16	MHz
		f <sub>MAIN</sub> : 20.0 MHz	FMAINDIV[1:0] = 11B	4.90	5.0	5.10	MHz
PLL output frequency (center value)	f <sub>PLL</sub>	f <sub>MAIN</sub> : 20 MHz, PLLMULA=0, PLLMUL=1	PLLDIV0 = 0, FPLLDIV = 0, PLLDIV1 = 0	f <sub>PLLI</sub> × 16/2			MHz
			PLLDIV0 = 0, FPLLDIV = 1, PLLDIV1 = 1	f <sub>PLLI</sub> × 16			MHz
		f <sub>MAIN</sub> : 4 MHz, PLLMULA=1, PLLMUL=1	PLLDIV0 = 0, FPLLDIV = 0, PLLDIV1 = 0	f <sub>PLLI</sub> × 20/2			MHz
			PLLDIV0 = 0, FPLLDIV = 1, PLLDIV1 = 1	f <sub>PLLI</sub> × 20			MHz
		f <sub>MAIN</sub> : 8 MHz or 16 MHz, PLLMULA = 0, PLLMUL = 0	PLLDIV0 = 1, FPLLDIV = 0, PLLDIV1 = 0	f <sub>PLLI</sub> × 12/4			MHz
			PLLDIV0 = 0, FPLLDIV = 0, PLLDIV1 = 1	f <sub>PLLI</sub> × 12/2			MHz
		f <sub>MAIN</sub> : 8 MHz or 16 MHz, PLLMULA = 0, PLLMUL = 1	PLLDIV0 = 1, FPLLDIV = 0, PLLDIV1 = 0	f <sub>PLLI</sub> × 16/4			MHz
			PLLDIV0 = 0, FPLLDIV = 0, PLLDIV1 = 1	f <sub>PLLI</sub> × 16/2			MHz
		f <sub>MAIN</sub> : 8 MHz or 16 MHz, PLLMULA = 1, PLLMUL = 0	PLLDIV0 = 0, FPLLDIV = 0, PLLDIV1 = 0	f <sub>PLLI</sub> × 10/2			MHz
			PLLDIV0 = 0, FPLLDIV = 1, PLLDIV1 = 1	f <sub>PLLI</sub> × 10			MHz
Long-term jitter <sup>Note 2</sup>	t <sub>LJ</sub>	term = 1 μs		-1		+1	ns
		term = 10 μs		-1		+1	ns
		term = 20 μs		-2		+2	ns

**Notes** 1. If the high-speed on-chip oscillator clock is to be selected as the PLL input clock, the minimum and maximum values will reflect the range of accuracy of the oscillation frequency by the high-speed on-chip oscillator clock.

2. Guaranteed by design, but not tested before shipment.

**Remark** f<sub>MAIN</sub> : Main system clock frequency.

### 4.3 DC Characteristics

#### 4.3.1 Pin Characteristics

For the relationship between the port pins shown in the following tables and the products, refer to **2. PIN FUNCTIONS**.

( $T_A = -40$  to  $+125^\circ\text{C}$ ,  $2.7\text{ V} \leq \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0\text{ V}$ )

(1/6)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output current, high <sup>Note 1</sup>	I <sub>OH1</sub>	Per pin for P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157	$4.0\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$		-5.0	mA
			$2.7\text{ V} \leq \text{EV}_{\text{DD0}} < 4.0\text{ V}$		-3.0	mA
		Per pin for P10, P12, P14, P30, P120, P140 (special slew rate)	$4.0\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$		-0.6	mA
			$2.7\text{ V} \leq \text{EV}_{\text{DD0}} < 4.0\text{ V}$		-0.2	mA
		Total of P01, P02, P40 to P47, P120, P125 to P127, P150 to P153 (for duty factors $\leq 70\%$ <sup>Note 2</sup> )	$4.0\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$		-20.0	mA
			$2.7\text{ V} \leq \text{EV}_{\text{DD0}} < 4.0\text{ V}$		-10.0	mA
		Total of P00, P03, P10 to P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157 (for duty factors $\leq 70\%$ <sup>Note 2</sup> )	$4.0\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$		-30.0	mA
			$2.7\text{ V} \leq \text{EV}_{\text{DD0}} < 4.0\text{ V}$		-19.0	mA
	I <sub>OH2</sub>	Per pin for P33, P34, P80 to P87, P90 to P97, P100 to P105	$4.0\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$		-42.0	mA
			$2.7\text{ V} \leq \text{EV}_{\text{DD0}} < 4.0\text{ V}$		-29.0	mA
		Total of all pins (for duty factors $\leq 70\%$ <sup>Note 2</sup> )	$2.7\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$		-2.0	mA

**Notes** 1. Value of current at which the device operation is guaranteed even if the current flows from pins EV<sub>DD0</sub>, EV<sub>DD1</sub> and V<sub>DD</sub> to an output pin.

2. These output current values are obtained under the condition that the duty factor is no greater than 70%. The output current values when the duty factor is changed to a value greater than 70% can be calculated from the following expression (when the duty factor is changed to n%).

- Total output current of pins  $(I_{\text{OH}} \times 0.7) / (n \times 0.01)$

<Example> Where  $n = 80\%$  and  $I_{\text{OH}} = -10.0\text{ mA}$

$$\text{Total output current of pins} = (-10.0 \times 0.7) / (80 \times 0.01) \approx -8.7\text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

**Caution** P10 to P17, P32, P60 to P63, P70 to P72, and P120 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(T<sub>A</sub> = -40 to +125°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

(2/6)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output current, low <sup>Note 1</sup>	I <sub>OL1</sub>	Per pin for P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		8.5	mA
			2.7 V ≤ EV <sub>DD0</sub> < 4.0 V		4.0	mA
		Per pin for P10, P12, P14, P30, P120, P140 (special slew rate)	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		0.59	mA
			2.7 V ≤ EV <sub>DD0</sub> < 4.0 V		0.07	mA
		Total of P01, P02, P40 to P47, P120, P125 to P127, P150 to P153 (for duty factors ≤ 70% <sup>Note 2</sup> )	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		20.0	mA
			2.7 V ≤ EV <sub>DD0</sub> < 4.0 V		15.0	mA
		Total of P00, P03, P10 to P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157 (for duty factors ≤ 70% <sup>Note 2</sup> )	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		45.0	mA
			2.7 V ≤ EV <sub>DD0</sub> < 4.0 V		35.0	mA
	I <sub>OL2</sub>	Per pin for P33, P34, P80 to P87, P90 to P97, P100 to P105	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		65.0	mA
			2.7 V ≤ EV <sub>DD0</sub> < 4.0 V		50.0	mA
		Total of all pins (for duty factors ≤ 70% <sup>Note 2</sup> )	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V		5.0	mA

**Notes** 1. Value of current at which the device operation is guaranteed even if the current flows to the EV<sub>SS0</sub>, EV<sub>SS1</sub> and V<sub>SS</sub> pins from an output pin.

2. These output current values are obtained under the condition that the duty factor is no greater than 70%. The output current values when the duty factor is changed to a value greater than 70% can be calculated from the following expression (when the duty factor is changed to n%).

- Total output current of pins (I<sub>OL</sub> × 0.7)/(n × 0.01)

<Example> Where n = 80% and I<sub>OL</sub> = 10.0 mA

$$\text{Total output current of pins} = (10.0 \times 0.7)/(80 \times 0.01) \approx 8.7 \text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(T<sub>A</sub> = -40 to +125°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

(3/6)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	V <sub>IH1</sub>	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157 (Schmitt 1 mode)	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	0.65 EV <sub>DD0</sub>		EV <sub>DD0</sub> <sup>Note</sup> V
			2.7 V ≤ EV <sub>DD0</sub> < 4.0 V	0.7 EV <sub>DD0</sub>		EV <sub>DD0</sub> <sup>Note</sup> V
	V <sub>IH2</sub>	P10, P11, P13, P14, P16, P17, P30, P41, P43, P50, P52 to P54, P60 to P63, P70, P71, P73, P75 to P77, P107, P120, P125, P150, P152, P153 (Schmitt 3 mode)	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	0.8 EV <sub>DD0</sub>		EV <sub>DD0</sub> <sup>Note</sup> V
			2.7 V ≤ EV <sub>DD0</sub> < 4.0 V	0.85 EV <sub>DD0</sub>		EV <sub>DD0</sub> <sup>Note</sup> V
	V <sub>IH3</sub>	P10, P11, P13, P14, P16, P17, P30, P54, P62, P63, P70, P71, P73, P125 (TTL mode)	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	2.2		EV <sub>DD0</sub> <sup>Note</sup> V
			2.7 V ≤ EV <sub>DD0</sub> < 4.0 V	2.0		EV <sub>DD0</sub> <sup>Note</sup> V
	V <sub>IH4</sub>	P33, P34, P80 to P87, P90 to P97, P100 to P105, P137 (fixed to Schmitt 3 mode)	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.8 V <sub>DD</sub>		V <sub>DD</sub> V
			2.7 V ≤ V <sub>DD</sub> < 4.0 V	0.85 V <sub>DD</sub>		V <sub>DD</sub> V
	V <sub>IH5</sub>	RESET (fixed to Schmitt 1 mode)	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.65 V <sub>DD</sub>		V <sub>DD</sub> V
			2.7 V ≤ V <sub>DD</sub> < 4.0 V	0.7 V <sub>DD</sub>		V <sub>DD</sub> V
	V <sub>IH6</sub>	P121 to P124, EXCLK, EXCLKS (fixed to Schmitt 2 mode)	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.8 V <sub>DD</sub>		V <sub>DD</sub> V
			2.7 V ≤ V <sub>DD</sub> < 4.0 V	0.8 V <sub>DD</sub>		V <sub>DD</sub> V

**Note** The maximum value of V<sub>IH</sub> of the pins P10 to P17, P32, P60 to P63, P70 to P72, and P120 is EV<sub>DD0</sub>, even in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(T<sub>A</sub> = -40 to +125°C, 2.7 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

(4/6)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, low	V <sub>IL1</sub>	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157 (Schmitt 1 mode)	4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V	0	0.35 E <sub>VDD0</sub>	V
			2.7 V ≤ E <sub>VDD0</sub> < 4.0 V	0	0.3 E <sub>VDD0</sub>	V
	V <sub>IL2</sub>	P10, P11, P13, P14, P16, P17, P30, P41, P43, P50, P52 to P54, P60 to P63, P70, P71, P73, P75 to P77, P107, P120, P125, P150, P152, P153 (Schmitt 3 mode)	4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V	0	0.5 E <sub>VDD0</sub>	V
			2.7 V ≤ E <sub>VDD0</sub> < 4.0 V	0	0.4 E <sub>VDD0</sub>	V
	V <sub>IL3</sub>	P10, P11, P13, P14, P16, P17, P30, P54, P62, P63, P70, P71, P73, P125 (TTL mode)	4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V	0	0.8	V
			2.7 V ≤ E <sub>VDD0</sub> < 4.0 V	0	0.5	V
	V <sub>IL4</sub>	P33, P34, P80 to P87, P90 to P97, P100 to P105, P137 (fixed to Schmitt 3 mode)	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V	0	0.5 V <sub>DD</sub>	V
			2.7 V ≤ V <sub>DD</sub> < 4.0 V	0	0.4 V <sub>DD</sub>	V
	V <sub>IL5</sub>	RESET (fixed to Schmitt 1 mode)	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V	0	0.35 V <sub>DD</sub>	V
			2.7 V ≤ V <sub>DD</sub> < 4.0 V	0	0.3 V <sub>DD</sub>	V
	V <sub>IL6</sub>	P121 to P124, EXCLK, EXCLKS (fixed to Schmitt 2 mode)	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V	0	0.2 V <sub>DD</sub>	V
			2.7 V ≤ V <sub>DD</sub> < 4.0 V	0	0.2 V <sub>DD</sub>	V

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



(T<sub>A</sub> = -40 to +125°C, 2.7 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

(5/6)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output voltage, high	V <sub>OH1</sub>	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157 (normal slew rate)	4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OH1</sub> = -5.0 mA	E <sub>VDD0</sub> - 0.9		V
			2.7 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OH1</sub> = -3.0 mA	E <sub>VDD0</sub> - 0.7		V
			2.7 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OH1</sub> = -1.0 mA	E <sub>VDD0</sub> - 0.5		V
	V <sub>OH2</sub>	P33, P34, P80 to P87, P90 to P97, P100 to P105	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V I <sub>OH2</sub> = -100 μA	V <sub>DD</sub> - 0.5		V
	V <sub>OH3</sub>	P10, P12, P14, P30, P120, P140 (special slew rate)	4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OH3</sub> = -0.6 mA	E <sub>VDD0</sub> - 0.8		V
			2.7 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OH3</sub> = -0.2 mA	E <sub>VDD0</sub> - 0.5		V
Output voltage, low	V <sub>OL1</sub>	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157 (normal slew rate)	4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 8.5 mA		0.7	V
			4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 4.0 mA		0.4	V
			2.7 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 4.0 mA		0.7	V
			2.7 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 1.5 mA		0.4	V
	V <sub>OL2</sub>	P33, P34, P80 to P87, P90 to P97, P100 to P105	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V I <sub>OL2</sub> = 400 μA		0.4	V
	V <sub>OL3</sub>	P10, P12, P14, P30, P120, P140 (special slew rate)	4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL3</sub> = 0.6 mA		0.8	V
			2.7 V ≤ E <sub>VDD0</sub> ≤ 5.5 V, I <sub>OL3</sub> = 0.07 mA		0.5	V

**Caution** P10 to P17, P32, P60 to P63, P70 to P72, and P120 do not output high level in N-ch open-drain mode.**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(T<sub>A</sub> = -40 to +125°C, 2.7 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

(6/6)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input leakage current, high	I <sub>LIH1</sub>	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157	V <sub>I</sub> = E <sub>VDD0</sub>		1	μA
	I <sub>LIH2</sub>	P33, P34, P80 to P87, P90 to P97, P100 to P105, P137, RESET	V <sub>I</sub> = V <sub>DD</sub>		1	μA
	I <sub>LIH3</sub>	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	V <sub>I</sub> = V <sub>DD</sub>	In input port or external clock input	1	μA
				In resonator connection	10	μA
Input leakage current, low	I <sub>LIL1</sub>	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157	V <sub>I</sub> = E <sub>VSS0</sub>		-1	μA
	I <sub>LIL2</sub>	P33, P34, P80 to P87, P90 to P97, P100 to P105, P137, RESET	V <sub>I</sub> = V <sub>SS</sub>		-1	μA
	I <sub>LIL3</sub>	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	V <sub>I</sub> = V <sub>SS</sub>	In input port or external clock input	-1	μA
				In resonator connection	-10	μA
Positive injected current <sup>Notes 1, 4</sup>	I <sub>INJPRMS</sub>	P00 to P03, P10 to P17, P30 to P32, P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	Per pin, V <sub>I</sub> > E <sub>VDD0</sub>		0.4	mA
			Total of all pins, V <sub>I</sub> > E <sub>VDD0</sub>		4	mA
		P70 to P74, P80, P83 to P87 <sup>Note 2</sup> , P90 to P97, P100 to P105, P120, P125	Per pin, V <sub>I</sub> > V <sub>DD</sub>		0.15	mA
			Total of all pins, V <sub>I</sub> > V <sub>DD</sub>		1	mA
		P81 to P84 <sup>Note 3</sup>	Total of all pins, V <sub>I</sub> > V <sub>DD</sub>		0.15	mA
On-chip pull-up resistance	R <sub>U</sub>	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157	V <sub>I</sub> = E <sub>VSS0</sub> , in input port		10	kΩ

**Notes** 1. These specifications are not tested on sorting and are specified based on the device characterization.

2. For RL78/F24 product: P80, P86, P87

3. For RL78/F23 product: P81, P82

4. For RL78/F24 product, P85/ANI07/IVREF0 does not guarantee the electrical characteristics when a positive injection current is generated even if it is within the above specifications.

**Caution** P10 to P17, P32, P60 to P63, P70 to P72, and P120 do not output high level in N-ch open-drain mode.**Remarks** 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.2. V<sub>I</sub>: This is the input voltage level to the port pins.

## 4.3.2 Supply Current Characteristics

## (1) RL78/F24

(T<sub>A</sub> = -40 to +125°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

(1/2)

Items	Symbol	Conditions					MIN.	TYP.	MAX.	Unit
Supply current Note 1	I <sub>DD1</sub>	Operating mode	Normal operation Note 2	High-speed on-chip oscillator clock operation	f <sub>IH</sub> = 80 MHz	f <sub>CLK</sub> = 40 MHz Notes 3, 4		10.8	20.0	mA
					f <sub>IH</sub> = 40 MHz	f <sub>CLK</sub> = f <sub>IH</sub> Notes 3, 4		10.1	18.3	mA
					f <sub>IH</sub> = 2 MHz	f <sub>CLK</sub> = f <sub>IH</sub> Notes 3, 4		1.7	3.4	mA
				Resonator operation	f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = f <sub>MX</sub> Notes 3, 5		5.6	10.3	mA
					f <sub>MX</sub> = 2 MHz	f <sub>CLK</sub> = f <sub>MX</sub> Notes 3, 5		1.5	3.1	mA
				Resonator operation (PLL operation) (PLL input clock = f <sub>MX</sub> )	f <sub>PLL</sub> = 80 MHz, f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = 40 MHz Notes 3, 6		10.6	20.0	mA
					f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = 40 MHz Notes 3, 6		10.2	18.3	mA
					f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 4 MHz	f <sub>CLK</sub> = 40 MHz Notes 3, 6		9.9	17.8	mA
				Subsystem clock operation	f <sub>SUB</sub> = 32.768 kHz	f <sub>CLK</sub> = f <sub>SUB</sub> Note 7		7.6	500	μA
				Low-speed on-chip oscillator clock operation	f <sub>IL</sub> = 15 kHz	f <sub>CLK</sub> = f <sub>IL</sub> Note 8		4.2	500	μA

**Notes** 1. Total current flowing into V<sub>DD</sub> and EV<sub>DD0</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD0</sub>, V<sub>SS</sub>, or EV<sub>SS0</sub>. However, not including the current flowing into the I/O buffer and on-chip pull-up/pull-down resistors.

2. Current drawn when all the CPU instructions are executed.

3. The values below the MAX. column include the peripheral operation current (except for background operation (BGO)). However, the LVD circuit, A/D converter, D/A converter, and comparator are stopped.

4. When high-speed system clock, subsystem clock, PLL clock, and low-speed on-chip oscillator clock are stopped.

5. When subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.

6. When subsystem clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.

7. When high-speed system clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator are stopped, and with setting of ADSLP = 1.

8. When high-speed system clock, subsystem clock, PLL clock, and high-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.

**Remarks** 1. f<sub>MX</sub>: High-speed system clock frequency

2. f<sub>SUB</sub>: Subsystem clock frequency

3. f<sub>PLL</sub>: PLL clock frequency

4. f<sub>IH</sub>: High-speed on-chip oscillator clock frequency

5. f<sub>IL</sub>: Low-speed on-chip oscillator clock frequency

6. f<sub>CLK</sub>: CPU/peripheral hardware clock frequency

(T<sub>A</sub> = -40 to +125°C, 2.7 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

(2/2)

Items	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Supply current Notes 1, 3	I <sub>DD2</sub>	HALT mode <sup>Note 2</sup>	High-speed on-chip oscillator clock operation	f <sub>IH</sub> = 80 MHz	f <sub>CLK</sub> = 40 MHz <sup>Note 5</sup>		3.4	12.0	mA
				f <sub>IH</sub> = 40 MHz	f <sub>CLK</sub> = f <sub>IH</sub> <sup>Note 5</sup>		2.8	10.5	mA
				f <sub>IH</sub> = 2 MHz	f <sub>CLK</sub> = f <sub>IH</sub> <sup>Note 5</sup>		0.5	2.0	mA
			Resonator operation	f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = f <sub>MX</sub> <sup>Note 6</sup>		1.5	6.5	mA
				f <sub>MX</sub> = 2 MHz	f <sub>CLK</sub> = f <sub>MX</sub> <sup>Note 6</sup>		0.3	2.0	mA
			Resonator operation (PLL operation) (PLL input clock = f <sub>MX</sub> )	f <sub>PLL</sub> = 80 MHz, f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = 40 MHz <sup>Note 7</sup>		3.2	12.0	mA
				f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = 40 MHz <sup>Note 7</sup>		2.9	10.5	mA
				f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 4 MHz	f <sub>CLK</sub> = 40 MHz <sup>Note 7</sup>		2.6	10.0	mA
			Subsystem clock operation	f <sub>SUB</sub> = 32.768 kHz	f <sub>CLK</sub> = f <sub>SUB</sub> <sup>Note 8</sup>		0.8	300	μA
			Low-speed on-chip oscillator clock operation	f <sub>IL</sub> = 15 kHz	f <sub>CLK</sub> = f <sub>IL</sub> <sup>Note 9</sup>		0.8	300	μA
	I <sub>DD3</sub>	STOP mode <sup>Note 4</sup>	T <sub>A</sub> = +25°C				0.6		μA
			T <sub>A</sub> = +50°C					10	
			T <sub>A</sub> = +70°C					25	
			T <sub>A</sub> = +105°C					115	
			T <sub>A</sub> = +125°C					270	
	I <sub>SNOZ</sub>	SNOOZE mode	DTC operation				7.0		mA

**Notes** 1. Total current flowing into V<sub>DD</sub> and E<sub>VDD0</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, E<sub>VDD0</sub>, V<sub>SS</sub>, or E<sub>VSS0</sub>. However, not including the current flowing into the I/O buffer and on-chip pull-up/pull-down resistors.

2. When HALT mode is entered during fetch from the flash memory.

3. The values below the MAX. column include the peripheral operation current and STOP leakage current. However, the watchdog timer, LVD circuit, A/D converter, D/A converter, and comparator are stopped.

4. When high-speed system clock, subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.

5. When high-speed system clock, subsystem clock, PLL clock, and low-speed on-chip oscillator clock are stopped.

6. When subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.

7. When subsystem clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.

8. When high-speed system clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.

9. When high-speed system clock, subsystem clock, PLL clock, and high-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.

**Remarks** 1. f<sub>MX</sub>: High-speed system clock frequency

2. f<sub>SUB</sub>: Subsystem clock frequency

3. f<sub>PLL</sub>: PLL clock frequency

4. f<sub>IH</sub>: High-speed on-chip oscillator clock frequency

5. f<sub>IL</sub>: Low-speed on-chip oscillator clock frequency

6. f<sub>CLK</sub>: CPU/peripheral hardware clock frequency

(T<sub>A</sub> = -40 to +125°C, 2.7 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Window watchdog timer operating current	I <sub>WDT</sub> <sup>Notes 1, 2</sup>	f <sub>WDT</sub> = 15 kHz		0.3		μA
A/D converter operating current	I <sub>ADC</sub> <sup>Note 3</sup>	When conversion at maximum speed		1.3	1.7	mA
		When internal reference voltage is selected <sup>Note 5</sup>		75.0		μA
AV <sub>REFP</sub> current	I <sub>ADREF</sub> <sup>Note 7</sup>	AV <sub>REFP</sub> = 5.0 V		65.0		μA
Sample-and-hold circuit operating current	I <sub>ADSH</sub> <sup>Note 8</sup>			0.8	1.2	mA
LVD operating current	I <sub>LVD</sub> <sup>Note 4</sup>			0.08		μA
D/A converter operating current	I <sub>DAC</sub>			0.8	1.5	mA
Comparator operating current	I <sub>COMP</sub>			50.0		μA
BGO operating current	I <sub>BGO</sub> <sup>Note 6</sup>			2.5	12.2	mA

- Notes**
1. When the high-speed on-chip oscillator clock and high-speed system clock are stopped.
  2. Current flowing only to the watchdog timer (including the operation current of the 15 kHz on-chip oscillator). The current value is the sum of I<sub>DD1</sub>, I<sub>DD2</sub>, or I<sub>DD3</sub> and I<sub>WDT</sub> when the watchdog timer operates in STOP mode.
  3. Current flowing only to the A/D converter. The current value is the sum of I<sub>DD1</sub> or I<sub>DD2</sub> and I<sub>ADC</sub> when the A/D converter operates in operation mode or HALT mode.
  4. Current flowing only to the LVD circuit. The current value is the sum of I<sub>DD1</sub>, I<sub>DD2</sub>, or I<sub>DD3</sub> and I<sub>LVD</sub> when the LVD circuit operates in operation mode, HALT mode, or STOP mode.
  5. Operating current that increases when the internal reference voltage is selected. This current flows even when conversion is stopped.
  6. Current increased by the BGO operation. The current value is the sum of I<sub>DD1</sub> or I<sub>DD2</sub> and I<sub>BGO</sub> when the BGO operates in operation mode or HALT mode.
  7. Operating current that increases when the AV<sub>REFP</sub> is selected. This current flows even when conversion is stopped.
  8. Operating current that increases when the sample-and-hold circuit is used. This current flows for each analog input channel.

## (2) RL78/F23

(T<sub>A</sub> = -40 to +125°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

(1/2)

Items	Symbol	Conditions						MIN.	TYP.	MAX.	Unit
Supply current Note 1	I <sub>DD1</sub>	Operating mode	Normal operation Note 2	High-speed on-chip oscillator clock operation	f <sub>IH</sub> = 80 MHz	f <sub>CLK</sub> = 40 MHz Notes 3, 4		9.7	17.0		mA
					f <sub>IH</sub> = 40 MHz	f <sub>CLK</sub> = f <sub>IH</sub> Notes 3, 4		9.0	15.5		mA
					f <sub>IH</sub> = 2 MHz	f <sub>CLK</sub> = f <sub>IH</sub> Notes 3, 4		1.6	3.0		mA
				Resonator operation	f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = f <sub>MX</sub> Notes 3, 5		5.0	9.0		mA
					f <sub>MX</sub> = 2 MHz	f <sub>CLK</sub> = f <sub>MX</sub> Notes 3, 5		1.4	2.8		mA
				Resonator operation (PLL operation) (PLL input clock = f <sub>MX</sub> )	f <sub>PLL</sub> = 80 MHz, f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = 40 MHz Notes 3, 6		9.2	17.0		mA
					f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = 40 MHz Notes 3, 6		9.0	15.5		mA
					f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 4 MHz	f <sub>CLK</sub> = 40 MHz Notes 3, 6		8.6	15.0		mA
				Subsystem clock operation	f <sub>SUB</sub> = 32.768 kHz	f <sub>CLK</sub> = f <sub>SUB</sub> Note 7		6.5	200		μA
				Low-speed on-chip oscillator clock operation	f <sub>IL</sub> = 15 kHz	f <sub>CLK</sub> = f <sub>IL</sub> Note 8		3.3	200		μA

- Notes**
1. Total current flowing into V<sub>DD</sub> and EV<sub>DD0</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD0</sub>, V<sub>SS</sub>, or EV<sub>SS0</sub>. However, not including the current flowing into the I/O buffer and on-chip pull-up/pull-down resistors.
  2. Current drawn when all the CPU instructions are executed.
  3. The values below the MAX. column include the peripheral operation current (except for background operation (BGO)). However, the LVD circuit and A/D converter are stopped.
  4. When high-speed system clock, subsystem clock, PLL clock, and low-speed on-chip oscillator clock are stopped.
  5. When subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
  6. When subsystem clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
  7. When high-speed system clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator are stopped, and with setting of ADSLP = 1.
  8. When high-speed system clock, subsystem clock, PLL clock, and high-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.

- Remarks**
1. f<sub>MX</sub>: High-speed system clock frequency
  2. f<sub>SUB</sub>: Subsystem clock frequency
  3. f<sub>PLL</sub>: PLL clock frequency
  4. f<sub>IH</sub>: High-speed on-chip oscillator clock frequency
  5. f<sub>IL</sub>: Low-speed on-chip oscillator clock frequency
  6. f<sub>CLK</sub>: CPU/peripheral hardware clock frequency

(T<sub>A</sub> = -40 to +125°C, 2.7 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

(2/2)

Items	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Supply current Notes 1, 3	I <sub>DD2</sub>	HALT mode <sup>Note 2</sup>	High-speed on-chip oscillator clock operation	f <sub>IH</sub> = 80 MHz	f <sub>CLK</sub> = 40 MHz <sup>Note 5</sup>		3.4	11.0	mA
				f <sub>IH</sub> = 40 MHz	f <sub>CLK</sub> = f <sub>IH</sub> <sup>Note 5</sup>		2.8	9.5	mA
				f <sub>IH</sub> = 2 MHz	f <sub>CLK</sub> = f <sub>IH</sub> <sup>Note 5</sup>		0.5	1.6	mA
			Resonator operation	f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = f <sub>MX</sub> <sup>Note 6</sup>		1.5	5.5	mA
				f <sub>MX</sub> = 2 MHz	f <sub>CLK</sub> = f <sub>MX</sub> <sup>Note 6</sup>		0.3	1.6	mA
			Resonator operation (PLL operation) (PLL input clock = f <sub>MX</sub> )	f <sub>PLL</sub> = 80 MHz, f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = 40 MHz <sup>Note 7</sup>		3.1	11.0	mA
				f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = 40 MHz <sup>Note 7</sup>		2.8	9.5	mA
				f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 4 MHz	f <sub>CLK</sub> = 40 MHz <sup>Note 7</sup>		2.5	9.0	mA
			Subsystem clock operation	f <sub>SUB</sub> = 32.768 kHz	f <sub>CLK</sub> = f <sub>SUB</sub> <sup>Note 8</sup>		0.7	125	μA
			Low-speed on-chip oscillator clock operation	f <sub>IL</sub> = 15 kHz	f <sub>CLK</sub> = f <sub>IL</sub> <sup>Note 9</sup>		0.7	125	μA
	I <sub>DD3</sub>	STOP mode <sup>Note 4</sup>	T <sub>A</sub> = +25°C				0.5		μA
			T <sub>A</sub> = +50°C					4.5	
			T <sub>A</sub> = +70°C					9.0	
			T <sub>A</sub> = +105°C					51	
			T <sub>A</sub> = +125°C					110	
	I <sub>SNOZ</sub>	SNOOZE mode	DTC operation				6.0		mA

**Notes** 1. Total current flowing into V<sub>DD</sub> and E<sub>VDD0</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, E<sub>VDD0</sub>, V<sub>SS</sub>, or E<sub>VSS0</sub>. However, not including the current flowing into the I/O buffer and on-chip pull-up/pull-down resistors.

2. When HALT mode is entered during fetch from the flash memory.

3. The values below the MAX. column include the peripheral operation current and STOP leakage current. However, the watchdog timer, LVD circuit, and A/D converter are stopped.

4. When high-speed system clock, subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.

5. When high-speed system clock, subsystem clock, PLL clock, and low-speed on-chip oscillator clock are stopped.

6. When subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.

7. When subsystem clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.

8. When high-speed system clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.

9. When high-speed system clock, subsystem clock, PLL clock, and high-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.

**Remarks** 1. f<sub>MX</sub>: High-speed system clock frequency

2. f<sub>SUB</sub>: Subsystem clock frequency

3. f<sub>PLL</sub>: PLL clock frequency

4. f<sub>IH</sub>: High-speed on-chip oscillator clock frequency

5. f<sub>IL</sub>: Low-speed on-chip oscillator clock frequency

6. f<sub>CLK</sub>: CPU/peripheral hardware clock frequency

(T<sub>A</sub> = -40 to +125°C, 2.7 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Window watchdog timer operating current	I <sub>WDT</sub> <sup>Notes 1, 2</sup>	f <sub>WDT</sub> = 15 kHz		0.3		μA
A/D converter operating current	I <sub>ADC</sub> <sup>Note 3</sup>	When conversion at maximum speed		1.3	1.7	mA
		When internal reference voltage is selected <sup>Note 5</sup>		75.0		μA
AV <sub>REFP</sub> current	I <sub>ADREF</sub> <sup>Note 7</sup>	AV <sub>REFP</sub> = 5.0 V		65.0		μA
Sample-and-hold circuit operating current	I <sub>ADSH</sub> <sup>Note 8</sup>			0.8	1.2	mA
LVD operating current	I <sub>LVD</sub> <sup>Note 4</sup>			0.08		μA
BGO operating current	I <sub>BGO</sub> <sup>Note 6</sup>			2.5	12.2	mA

- Notes**
1. When the high-speed on-chip oscillator clock and high-speed system clock are stopped.
  2. Current flowing only to the watchdog timer (including the operation current of the 15 kHz on-chip oscillator). The current value is the sum of I<sub>DD1</sub>, I<sub>DD2</sub>, or I<sub>DD3</sub> and I<sub>WDT</sub> when the watchdog timer operates in STOP mode.
  3. Current flowing only to the A/D converter. The current value is the sum of I<sub>DD1</sub> or I<sub>DD2</sub> and I<sub>ADC</sub> when the A/D converter operates in operation mode or HALT mode.
  4. Current flowing only to the LVD circuit. The current value is the sum of I<sub>DD1</sub>, I<sub>DD2</sub>, or I<sub>DD3</sub> and I<sub>LVD</sub> when the LVD circuit operates in operation mode, HALT mode, or STOP mode.
  5. Operating current that increases when the internal reference voltage is selected. This current flows even when conversion is stopped.
  6. Current increased by the BGO operation. The current value is the sum of I<sub>DD1</sub> or I<sub>DD2</sub> and I<sub>BGO</sub> when the BGO operates in operation mode or HALT mode.
  7. Operating current that increases when the AV<sub>REFP</sub> is selected. This current flows even when conversion is stopped.
  8. Operating current that increases when the sample-and-hold circuit is used. This current flows for each analog input channel.



## 4.4 AC Characteristics

### 4.4.1 Basic Operation

( $T_A = -40$  to  $+125^\circ\text{C}$ ,  $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$ )

(1/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum instruction execution time)	$T_{\text{CY}}$	High-speed on-chip oscillator clock operation	0.025		0.5	$\mu\text{s}$
		High-speed system clock operation	0.05		0.5	$\mu\text{s}$
		PLL clock operation	0.025		0.5	$\mu\text{s}$
		Subsystem clock operation	28.5	30.5	34.5	$\mu\text{s}$
		Low-speed on-chip oscillator clock operation		66.6		$\mu\text{s}$
		In self programming mode	0.025		0.5	$\mu\text{s}$
CPU/peripheral hardware clock frequency	$f_{\text{CLK}}$		0.025		66.6	$\mu\text{s}$
External system clock frequency	$f_{\text{EX}}$		2.0		20.0	MHz
	$f_{\text{EXS}}$		29		35	kHz
External system clock input high-level width, low-level width	$t_{\text{EXH}}, t_{\text{EXL}}$		24			ns
	$t_{\text{EXHS}}, t_{\text{EXLS}}$		13.7			$\mu\text{s}$
TI00 to TI07, TI10 to TI17 input high-level width, low-level width	$t_{\text{TIH}}, t_{\text{TIL}}$		$1/f_{\text{MCK}} + 10$			ns
TO00 to TO07, TO10 to TO17, TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1, TRJIO0, TRJO0 output frequency	$f_{\text{TO}}$	Normal slew rate, $C = 30\text{ pF}$	$4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$		16	MHz
			$2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$		8	MHz
		TO01, TO06, TO07, TO11, TO13, TRDIOC0, TRDIOD0, TRDIOD1, TRJO0 only, Special slew rate, $C = 30\text{ pF}$			2	MHz
PCLBUZ0 output frequency	$f_{\text{PCL}}$	Normal slew rate $C = 30\text{ pF}$	$4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$		16	MHz
			$2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$		8	MHz
		Special slew rate $C = 30\text{ pF}$			2	MHz
Timer RJ input cycle	$t_{\text{c}}$	TRJIO0	100			ns
Timer RJ input high-level width, low-level width	$t_{\text{TJH}}, t_{\text{TJL}}$	TRJIO0	40			ns
Timer RDe input high-level, low-level width	$t_{\text{TDIH}}, t_{\text{TDIL}}$	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1, TRDCLK0, TRD0RES, TRD1RES	$3/f_{\text{TRD}}$			ns
Timer RDe pulse output forced cutoff signal low-level width	$t_{\text{TDSIL}}$	P137/INTP0	$2\text{ MHz} < f_{\text{CLK}} \leq 40\text{ MHz}$	1		$\mu\text{s}$
			$f_{\text{CLK}} \leq 2\text{ MHz}$	$1/f_{\text{CLK}} + 1$		$\mu\text{s}$

**Caution** Excluding the error in oscillation frequency accuracy.

**Remarks** 1.  $f_{\text{MCK}}$ : Timer array unit operation clock frequency

2.  $f_{\text{TRD}}$ : Timer RDe operation clock frequency

(T<sub>A</sub> = -40 to +125°C, 2.7 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)


(2/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Interrupt input high-level width, low-level width	t <sub>INTH</sub> , t <sub>INTL</sub>	INTP0 to INTP13 <sup>Note 1</sup>	1			μs
KR0 to KR7 key interrupt input low-level width	t <sub>KR</sub>		250			ns
RESET low-level width	t <sub>RSL</sub>	<sup>Note 1</sup>	10			μs
Port output rise time, port output fall time	t <sub>RO</sub> , t <sub>FO</sub>	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157 (normal slew rate) C = 30 pF	4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V		25	ns
			2.7 V ≤ E <sub>VDD0</sub> < 4.0 V		55	ns
		P10, P12, P14, P30, P120, P140 (special slew rate) C = 30 pF	4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V	25 <sup>Note 2</sup>	60	ns
			2.7 V ≤ E <sub>VDD0</sub> < 4.0 V		100	ns


**Notes** 1. Pins RESET, INTP0 to INTP3, INTP12, and INTP13 have noise filters for transient levels lasting less than 100 ns.

2. T<sub>A</sub> = +25°C, E<sub>VDD0</sub> = 5.0 V

#### AC Timing Test Points




## External System Clock Timing










## TI/TO Timing

TI00 to TI07, TI10 to TI17,  
TRDIOA0, TRDIOA1, TRDIOB0,  
TRDIOB1, TRDIOC0, TRDIOC1,  
TRDIOD0, TRDIOD1, TRDCLK0,  
TRD0RES, TRD1RES



TO00 to TO07, TO10 to TO17,  
TRDIOA0, TRDIOA1, TRDIOB0,  
TRDIOB1, TRDIOC0, TRDIOC1,  
TRDIOD0, TRDIOD1, TRJIO0,  
TRJO0



**Interrupt Request Input Timing****Key Interrupt Input Timing****RESET Input Timing****Output Rising and Falling Timing**

## 4.5 Peripheral Functions Characteristics


### 4.5.1 Serial Array Unit

(1) During communication at same potential (UART mode) (dedicated baud rate generator output)


( $T_A = -40$  to  $+125^\circ\text{C}$ ,  $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate	—				$f_{MCK}/6$	bps
		$f_{CLK} = 40\text{ MHz}$ , $f_{MCK} = f_{CLK}$			6.6	Mbps
					2	Mbps

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



**Caution** Select the normal input buffer for the RXD0 pin and RXD1 pin and normal output mode for the TXD0 pin and TXD1 pin.

**Remark**  $f_{MCK}$ : Serial array unit operation clock frequency

(2) During communication at same potential (CSI mode) (master mode, SCKp ... internal clock output, normal slew rate)

(T<sub>A</sub> = -40 to +125°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	t <sub>KCY1</sub>		150 <sup>Note 5</sup>			ns
SCKp high-level width, low-level width	t <sub>KH1</sub> , t <sub>KL1</sub>	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	t <sub>KCY1</sub> /2 – 12			ns
		2.7 V ≤ EV <sub>DD0</sub> < 4.0 V	t <sub>KCY1</sub> /2 – 18			ns
Slp setup time (to SCKp↑) <sup>Note 1</sup>	t <sub>SIK1</sub>	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	44			ns
		2.7 V ≤ EV <sub>DD0</sub> < 4.0 V	55			ns
Slp hold time (from SCKp↑) <sup>Note 2</sup>	t <sub>KSH1</sub>		30			ns
Delay time from SCKp↓ to SOp output <sup>Note 3</sup>	t <sub>KSO1</sub>	C = 30 pF <sup>Note 4</sup>			30	ns

**Notes** 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The Slp setup time becomes “to SCKp↓” when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.

2. When DAPmn = 0 and CKPmn = 0 or DAPmn = 1 and CKPmn = 1.

The Slp hold time becomes “from SCKp↓” when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.

3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The delay time to SOp output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

4. C is the load capacitance of the SCKp and SOp output lines.

5. t<sub>KCY1</sub> ≥ 4/f<sub>MCK</sub> must also be satisfied.

<R>

**Caution** Select the normal input buffer for the Slp pin and normal output mode for the SOp pin and SCKp pin.

**Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)

(3) During communication at same potential (CSI mode) (master mode, SCKp ... internal clock output, special slew rate)

(T<sub>A</sub> = -40 to +125°C, 4.0 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	t <sub>KCY1</sub>		500 <sup>Note 5</sup>			ns
SCKp high-level width, low-level width	t <sub>KH1</sub> , t <sub>KL1</sub>		t <sub>KCY1</sub> /2 – 60			ns
Slp setup time (to SCKp↑) <sup>Note 1</sup>	t <sub>SIK1</sub>		120			ns
Slp hold time (from SCKp↑) <sup>Note 2</sup>	t <sub>SH1</sub>		80			ns
Delay time from SCKp↓ to SOp output <sup>Note 3</sup>	t <sub>KSO1</sub>	C = 30 pF <sup>Note 4</sup>			90	ns

**Notes** 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The Slp setup time becomes “to SCKp↓” when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.

2. When DAPmn = 0 and CKPmn = 0 or DAPmn = 1 and CKPmn = 1.

The Slp hold time becomes “from SCKp↓” when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.

3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The delay time to SOp output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

4. C is the load capacitance of the SCKp and SOp output lines.

5. t<sub>KCY1</sub> ≥ 4/f<sub>MCK</sub> must also be satisfied.

<R>

**Caution** Select the normal input buffer for the Slp pin and normal output mode and special slew rate for the SOp pin and SCKp pin.

**Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)

**(4) During communication at same potential (CSI mode) (slave mode, SCKp ... external clock input, normal slew rate)**

( $T_A = -40$  to  $+125^\circ\text{C}$ ,  $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	$t_{\text{KCY}2}$	$32\text{ MHz} < f_{\text{MCK}}$	$10/f_{\text{MCK}}$			ns
		$f_{\text{MCK}} \leq 32\text{ MHz}$	$8/f_{\text{MCK}}$			ns
SCKp high-level width, low-level width	$t_{\text{KH}2}, t_{\text{KL}2}$		$t_{\text{KCY}2}/2$			ns
Slp setup time (to SCKp $\uparrow$ ) <sup>Note 1</sup>	$t_{\text{SIK}2}$		$1/f_{\text{MCK}} + 20$			ns
Slp hold time (from SCKp $\uparrow$ ) <sup>Note 2</sup>	$t_{\text{KSI}2}$		$1/f_{\text{MCK}} + 31$			ns
Delay time from SCKp $\downarrow$ to SOp output <sup>Note 3</sup>	$t_{\text{KSO}2}$	$C = 30\text{ pF}$ <sup>Note 4</sup>	$4.0\text{ V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \leq 5.5\text{ V}$		$2/f_{\text{MCK}} + 44$	ns
			$2.7\text{ V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} < 4.0\text{ V}$		$2/f_{\text{MCK}} + 57$	ns
SSlp setup time	$t_{\text{SSIK}}$	DAP = 0	120			ns
		DAP = 1	$1/f_{\text{MCK}} + 120$			ns
SSlp hold time	$t_{\text{KSSI}}$	DAP = 0	$1/f_{\text{MCK}} + 120$			ns
		DAP = 1	120			ns

**Notes** 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The Slp setup time becomes “to SCKp $\downarrow$ ” when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.

2. When DAPmn = 0 and CKPmn = 0 or DAPmn = 1 and CKPmn = 1.

The Slp hold time becomes “from SCKp $\downarrow$ ” when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.

3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The delay time to SOp output becomes “from SCKp $\uparrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

4. C is the load capacitance of the SCKp and SOp output lines.

**Caution** Select the normal input buffer for the Slp, SCKp and SSlp pins and normal output mode for the SOp pin.

**Remarks** 1. p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)

2.  $f_{\text{MCK}}$ : Serial array unit operation clock frequency




**(5) During communication at same potential (CSI mode) (slave mode, SCKp ... external clock input, special slew rate)****(T<sub>A</sub> = -40 to +125°C, 4.0 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	t <sub>KCY2</sub>	20 MHz < f <sub>MCK</sub>	10/f <sub>MCK</sub>			ns
		10 MHz < f <sub>MCK</sub> ≤ 20 MHz	8/f <sub>MCK</sub>			ns
		f <sub>MCK</sub> ≤ 10 MHz	6/f <sub>MCK</sub>			ns
SCKp high-level width, low-level width	t <sub>KH2</sub> , t <sub>KL2</sub>		t <sub>KCY2</sub> /2			ns
Slp setup time (to SCKp↑) <sup>Note 1</sup>	t <sub>SIK2</sub>		1/f <sub>MCK</sub> + 50			ns
Slp hold time (from SCKp↑) <sup>Note 2</sup>	t <sub>SI2</sub>		1/f <sub>MCK</sub> + 50			ns
Delay time from SCKp↓ to SOp output <sup>Note 3</sup>	t <sub>KSO2</sub>	C = 30 pF <sup>Note 4</sup>			2/f <sub>MCK</sub> + 80	ns
SSlp setup time	t <sub>SSIK</sub>	DAP = 0	120			ns
		DAP = 1	1/f <sub>MCK</sub> + 120			ns
SSlp hold time	t <sub>SSII</sub>	DAP = 0	1/f <sub>MCK</sub> + 120			ns
		DAP = 1	120			ns


**Notes** 1. When DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 0, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 1.The SIp setup time becomes “to SCKp↓” when DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 1 or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 0.2. When DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 0 or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 1.The SIp hold time becomes “from SCKp↓” when DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 1 or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 0.3. When DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 0, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 1.The delay time to SOp output becomes “from SCKp↑” when DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 1, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 0.

4. C is the load capacitance of the SCKp and SOp output lines.

**Caution** Select the normal input buffer for the SIp, SCKp and SSlp pins and normal output mode and special slew rate for the SOp pin.**Remarks** 1. p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)2. f<sub>MCK</sub>: Serial array unit operation clock frequency


**CSI mode connection diagram (during communication at same potential)**

**CSI mode serial transfer timing (during communication at same potential)**  
 (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1)



**Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)



**CSI mode serial transfer timing (during communication at same potential)**  
**(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0)**



**Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)

**(6) During communication at same potential (simplified I<sup>2</sup>C mode)****(SDAr: N-ch open-drain output (EV<sub>DD</sub> tolerance) mode, SCLr: normal output mode)****(T<sub>A</sub> = -40 to +125°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCLr clock frequency	f <sub>SCL</sub>				1000 <sup>Note</sup>	kHz
Hold time when SCLr = "L"	t <sub>LOW</sub>		475			ns
Hold time when SCLr = "H"	t <sub>HIGH</sub>		475			ns
Data setup time (reception)	t <sub>SU:DAT</sub>		1/f <sub>MCK</sub> + 85			ns
Data hold time (transmission)	t <sub>HD:DAT</sub>	C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ	0		305	ns

**Note** f<sub>CLK</sub> ≤ f<sub>MCK</sub>/4 must also be satisfied.**Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)****Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)**

**Caution** Select the normal input buffer and N-ch open-drain output mode for the SDAr pin and normal output mode for the SCLr pin.

**Remarks**

1. R<sub>b</sub> [Ω]: Communication line (SDAr) pull-up resistance, C<sub>b</sub> [F]: Communication line (SCLr, SDAr) load capacitance
2. r: IICr (r = 00, 01, 10, 11)
3. f<sub>MCK</sub>: Serial array unit operation clock frequency


(7) During communication at same potential (simplified I<sup>2</sup>C mode) (SDAr and SCLr: N-ch open-drain output (EV<sub>DD</sub> tolerance) mode)

(T<sub>A</sub> = -40 to +125°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCLr clock frequency	f <sub>SCL</sub>			400 <sup>Note</sup>	kHz
Hold time when SCLr = "L"	t <sub>LOW</sub>	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 1.7 kΩ	1300		ns
		2.7 V ≤ V <sub>DD</sub> < 4.0 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.7 kΩ			
Hold time when SCLr = "H"	t <sub>HIGH</sub>	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 1.7 kΩ	600		ns
		2.7 V ≤ V <sub>DD</sub> < 4.0 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.7 kΩ			
Data setup time (reception)	t <sub>SU:DAT</sub>	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 1.7 kΩ	1/f <sub>MCK</sub> + 120		ns
		2.7 V ≤ V <sub>DD</sub> < 4.0 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.7 kΩ	1/f <sub>MCK</sub> + 270		ns
Data hold time (transmission)	t <sub>HD:DAT</sub>	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 1.7 kΩ	0	300	ns
		2.7 V ≤ V <sub>DD</sub> < 4.0 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.7 kΩ			


**Note** f<sub>CLK</sub> ≤ f<sub>MCK</sub>/4 must also be satisfied.

Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)



**Caution** Select the normal input buffer and N-ch open-drain output mode for the SDAr pin and SCLr pin.

- Remarks**
1. R<sub>b</sub> [Ω]: Communication line (SDAr, SCLr) pull-up resistance, C<sub>b</sub> [F]: Communication line (SDAr, SCLr) load capacitance, V<sub>b</sub>[V]: Communication line voltage
  2. r: IICr (r = 00, 01, 10, 11)
  3. f<sub>MCK</sub>: Serial array unit operation clock frequency

**Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)**

**Remark** r: IICr (r = 00, 01, 10, 11)


**(8) Communication at different potential (UART mode) (TXD output buffer: N-ch open-drain, RXD input buffer: TTL)**


( $T_A = -40$  to  $+125^\circ\text{C}$ ,  $4.0\text{ V} \leq E_{VDD0} = E_{VDD1} = V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = E_{VSS0} = E_{VSS1} = 0\text{ V}$ )

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Transfer rate	—	Reception	$2.7\text{ V} \leq V_b \leq E_{VDD0}$ , $V_{IH} = 2.2\text{ V}$ , $V_{IL} = 0.8\text{ V}$			$f_{MCK}/6$	bps
			Theoretical value of the maximum transfer rate <sup>Note</sup> ( $C_b = 30\text{ pF}$ )			4.0	Mbps
		Transmission	$2.7\text{ V} \leq V_b \leq E_{VDD0}$ , $V_{OH} = 2.2\text{ V}$ , $V_{OL} = 0.8\text{ V}$			Smaller number of the values given by $f_{MCK}/6$ and expression 1 is applicable.	bps
			Theoretical value of the maximum transfer rate <sup>Note</sup> ( $C_b = 30\text{ pF}$ ) Normal slew rate			4.0	Mbps

**Note** Expression 1: Maximum transfer rate =  $1 / [ \{-C_b \times R_b \times \ln(1 - 2.2/V_b)\} \times 3 ]$

**UART mode connection diagram (during communication at different potential)**



**UART mode bit width (during communication at different potential) (reference)**

**Caution** Select the TTL input buffer for the RXD0 pin and RXD1 pin and N-ch open-drain output mode for the TXD0 pin and TXD1 pin.

**Remarks**

1.  $R_b$  [ $\Omega$ ]: Communication line (TXD) pull-up resistance,  $C_b$  [F]: Communication line (TXD) load capacitance,  $V_b$  [V]: Communication line voltage
2.  $f_{MCK}$ : Serial array unit operation clock frequency



(9) During communication at different potential (3-V supply system) (CSI mode) (master mode, SCKp ... internal clock output, normal slew rate)

( $T_A = -40$  to  $+125^\circ\text{C}$ ,  $4.0\text{ V} \leq E_{VDD0} = E_{VDD1} = V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = E_{VSS0} = E_{VSS1} = 0\text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	$t_{KCY1}$	$2.7\text{ V} \leq V_b \leq E_{VDD0}$ , $C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$	400 <sup>Note 3</sup>			ns
SCKp high-level width	$t_{KH1}$	$2.7\text{ V} \leq V_b \leq E_{VDD0}$ , $C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$	$t_{KCY1}/2 - 75$			ns
SCKp low-level width	$t_{KL1}$	$2.7\text{ V} \leq V_b \leq E_{VDD0}$ , $C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$	$t_{KCY1}/2 - 20$			ns
Slp setup time (to SCKp $\uparrow$ ) <sup>Note 1</sup>	$t_{SIK1}$	$2.7\text{ V} \leq V_b \leq E_{VDD0}$ , $C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$	150			ns
Slp setup time (to SCKp $\downarrow$ ) <sup>Note 2</sup>	$t_{SIK1}$	$2.7\text{ V} \leq V_b \leq E_{VDD0}$ , $C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$	70			ns
Slp hold time (from SCKp $\uparrow$ ) <sup>Note 1</sup>	$t_{KSI1}$	$2.7\text{ V} \leq V_b \leq E_{VDD0}$ , $C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$	30			ns
Slp hold time (from SCKp $\downarrow$ ) <sup>Note 2</sup>	$t_{KSI1}$	$2.7\text{ V} \leq V_b \leq E_{VDD0}$ , $C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$	30			ns
Delay time from SCKp $\downarrow$ to SOp output <sup>Note 1</sup>	$t_{KSO1}$	$2.7\text{ V} \leq V_b \leq E_{VDD0}$ , $C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$			120	ns
Delay time from SCKp $\uparrow$ to SOp output <sup>Note 2</sup>	$t_{KSO1}$	$2.7\text{ V} \leq V_b \leq E_{VDD0}$ , $C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$			40	ns


**Notes** 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

3.  $t_{KCY1} \geq 4/f_{MCK}$  must also be satisfied.

<R>

CSI mode connection diagram (during communication at different potential)



**Caution** Select the TTL input buffer for the Slp pin and N-ch open-drain output mode for the SOp pin and SCKp pin.


**Remarks** 1.  $R_b$  [ $\Omega$ ]: Communication line (SCKp, SOp) pull-up resistance,  $C_b$  [F]: Communication line (SO, SCKp) load capacitance,  $V_b$  [V]: Communication line voltage

2. p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)


3. AC characteristics of the serial array unit during communication at different potential in CSI mode are measured with the  $V_{IH}$  and  $V_{IL}$  below:

When  $4.0\text{ V} \leq E_{VDD0} \leq 5.5\text{ V}$ ,  $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ :  $V_{IH} = 2.2\text{ V}$ ,  $V_{IL} = 0.8\text{ V}$

**CSI mode serial transfer timing (master mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1)**



**CSI mode serial transfer timing (master mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0)**



**Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)

**(10) During communication at different potential (3-V supply system) (CSI mode) (slave mode, SCKp ... external clock input, normal slew rate)**

(T<sub>A</sub> = -40 to +125°C, 4.0 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	t <sub>KCY2</sub>	2.7 V ≤ V <sub>b</sub> ≤ V <sub>DD</sub>	32 MHz < f <sub>MCK</sub>	20/f <sub>MCK</sub>		ns
			24 MHz < f <sub>MCK</sub> ≤ 32 MHz	16/f <sub>MCK</sub>		ns
			20 MHz < f <sub>MCK</sub> ≤ 24 MHz	12/f <sub>MCK</sub>		ns
			8 MHz < f <sub>MCK</sub> ≤ 20 MHz	10/f <sub>MCK</sub>		ns
			4 MHz < f <sub>MCK</sub> ≤ 8 MHz	8/f <sub>MCK</sub>		ns
			f <sub>MCK</sub> ≤ 4 MHz	6/f <sub>MCK</sub>		ns
SCKp high-level width, low-level width	t <sub>KH2</sub> , t <sub>KL2</sub>	2.7 V ≤ V <sub>b</sub> ≤ V <sub>DD</sub>	t <sub>KCY2</sub> /2 – 20			ns
Slp setup time (to SCKp↑) <sup>Note 1</sup>	t <sub>SIK2</sub>		90			ns
Slp hold time (from SCKp↑) <sup>Note 2</sup>	t <sub>SI2</sub>		1/f <sub>MCK</sub> + 50			ns
Delay time from SCKp↓ to SOp output <sup>Note 3</sup>	t <sub>KSO2</sub>	2.7 V ≤ V <sub>b</sub> ≤ V <sub>DD</sub> , C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ			2/f <sub>MCK</sub> + 120	ns
SSlp setup time	t <sub>SSI2</sub>	DAP = 0	120			ns
		DAP = 1	1/f <sub>MCK</sub> + 120			ns
SSlp hold time	t <sub>KSSI</sub>	DAP = 0	1/f <sub>MCK</sub> + 120			ns
		DAP = 1	120			ns

**Notes** 1. When DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 0, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 1.


The Slp setup time becomes “to SCKp↓” when DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 1 or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 0.

2. When DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 0 or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 1.

The Slp hold time becomes “from SCKp↓” when DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 1 or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 0.

3. When DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 0, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 1.


The delay time to SOp output becomes “from SCKp↑” when DAP<sub>mn</sub> = 0 and CKP<sub>mn</sub> = 1, or DAP<sub>mn</sub> = 1 and CKP<sub>mn</sub> = 0.

**CSI mode connection diagram (during communication at different potential)**


**Caution** Select the TTL input buffer for the SIp, SCKp and SSIp pins and N-ch open-drain output mode for the SOp pin.

- Remarks**
1.  $R_b$  [ $\Omega$ ]: Communication line (SOp) pull-up resistance,  $C_b$  [F]: Communication line (SOp) load capacitance,  $V_b$  [V]: Communication line voltage
  2. p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)
  3. AC characteristics of the serial array unit during communication at different potential in CSI mode are measured with the  $V_{IH}$  and  $V_{IL}$  below:  
When  $4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$ ,  $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ :  $V_{IH} = 2.2\text{ V}$ ,  $V_{IL} = 0.8\text{ V}$

**CSI mode serial transfer timing (slave mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1)**



**CSI mode serial transfer timing (slave mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0)**



**Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)


- (11) During communication at different potential (3-V supply system) (simplified I<sup>2</sup>C mode)  
 (SDAr: TTL input buffer mode or N-ch open-drain output (EV<sub>DD</sub> tolerance) mode, SCLr: N-ch open-drain output (EV<sub>DD</sub> tolerance) mode)

(T<sub>A</sub> = -40 to +125°C, 4.0 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)


Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCLr clock frequency	f <sub>SCL</sub>	2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 1.4 kΩ		400 <sup>Note</sup>	kHz
Hold time when SCLr = "L"	t <sub>LOW</sub>	2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 1.4 kΩ	1200		ns
Hold time when SCLr = "H"	t <sub>HIGH</sub>	2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 1.4 kΩ	600		ns
Data setup time (reception)	t <sub>SU:DAT</sub>	2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 1.4 kΩ	135 + 1/f <sub>MCK</sub>		ns
Data hold time (transmission)	t <sub>HD:DAT</sub>	2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 1.4 kΩ	0	140	ns

**Note** f<sub>SCL</sub> ≤ f<sub>MCK</sub>/4 must also be satisfied.

Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)



Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)



**Caution** Select the TTL input buffer and the N-ch open-drain output mode for the SDAr pin and N-ch open-drain output mode for the SCLr pin.

- Remarks**
1. R<sub>b</sub> [Ω]: Communication line (SDAr, SCLr) pull-up resistance, C<sub>b</sub> [F]: Communication line (SDAr, SCLr) load capacitance, V<sub>b</sub> [V]: Communication line voltage
  2. f<sub>MCK</sub>: Serial array unit operation clock frequency


## 4.5.2 Serial Interface IICA

(T<sub>A</sub> = -40 to +125°C, 2.7 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

Parameter	Symbol	Conditions	Normal Mode		Fast Mode		Fast Mode Plus		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<R> SCLA0 clock frequency	f <sub>SCL</sub>	Fast mode plus: 10 MHz ≤ f <sub>MCK</sub>					0	1000	kHz
		Fast mode: 3.5 MHz ≤ f <sub>MCK</sub>			0	400			kHz
		Normal mode: 1 MHz ≤ f <sub>MCK</sub>	0	100					kHz
Setup time of restart condition <sup>Note 1</sup>	t <sub>SU:STA</sub>		4.7		0.6		0.26		μs
Hold time	t <sub>HD:STA</sub>		4.0		0.6		0.26		μs
Hold time when SCLA0 = "L"	t <sub>LOW</sub>		4.7		1.3		0.5		μs
Hold time when SCLA0 = "H"	t <sub>HIGH</sub>		4.0		0.6		0.26		μs
Data setup time (reception)	t <sub>SU:DAT</sub>		250		100		50		ns
Data hold time (transmission) <sup>Note 2</sup>	t <sub>HD:DAT</sub>		0	3.45	0	0.9	0		μs
Setup time of stop condition	t <sub>SU:STO</sub>		4.0		0.6		0.26		μs
Bus-free time	t <sub>BUF</sub>		4.7		1.3		0.5		μs

**Notes** 1. The first clock pulse is generated after this period when the start/restart condition is detected.2. The maximum value (MAX.) of t<sub>HD:DAT</sub> is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.**Remark** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.Standard mode: C<sub>b</sub> = 400 pF, R<sub>b</sub> = 2.7 kΩFast mode: C<sub>b</sub> = 320 pF, R<sub>b</sub> = 1.1 kΩFast mode plus: C<sub>b</sub> = 120 pF, R<sub>b</sub> = 1.1 kΩ

IICA serial transfer timing



## 4.5.3 On-chip Debug (UART)

(T<sub>A</sub> = -40 to +125°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate	—		115.2 k		1 M	bps

## 4.5.4 LIN/UART Module (RLIN3) UART Mode


(T<sub>A</sub> = -40 to +125°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Transfer rate	—	Operation mode, HALT mode	LIN communication clock source (f <sub>CLK</sub> or f <sub>MX</sub> ): 4 to 40 MHz			4000	kbps
		SNOOZE mode	LIN communication clock source (f <sub>CLK</sub> ): 2 to 40 MHz			9.6	

## 4.5.5 CAN-FD Communication Interface (RS-CANFD lite) Timing

(T<sub>A</sub> = -40 to +125°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Transfer rate	—	Classical CAN mode				1	Mbps
		CAN-FD mode	Data bit rate			5	
		CAN-FD mode	Nominal bit rate			1	
Internal delay time <sup>Note</sup>	t <sub>NODE</sub>					50	ns

**Note** t<sub>NODE</sub> = Internal input delay time (t<sub>INPUT</sub>) + Internal output delay time (t<sub>OUTPUT</sub>)



## 4.6 Analog Characteristics

### 4.6.1 A/D Converter Characteristics

Classification of A/D converter characteristics

Input channel \ Reference	Reference voltage (+) = $AV_{REFP}$ Reference voltage (-) = $AV_{REFM}$	Reference voltage (+) = $V_{DD}$ Reference voltage (-) = $V_{SS}$
ANI0 to ANI5, ANI8 to ANI30	4.6.1 (1)	4.6.1 (2)
ANI6, ANI7	—	4.6.1 (2)
Internal reference voltage (+)	4.6.1 (1)	4.6.1 (2)

(1) When Reference voltage (+) =  $AV_{REFP}$ , Reference voltage (-) =  $AV_{REFM} = 0\text{ V}$ ,  
target ANI pin: ANI0 to ANI5, ANI8 to ANI30, Internal reference voltage (+).

( $T_A = -40$  to  $+125^\circ\text{C}$ ,  $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$ , Reference voltage (+) =  $AV_{REFP}$ ,  
Reference voltage (-) =  $AV_{REFM} = 0\text{ V}$ ) (1/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES				12	bit
Overall error <sup>Note 1</sup>	ABS	ANI0 to ANI5, ANI8 to ANI23 <sup>Note 2</sup> , [ $4.5\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$ ]			$\pm 5.0$	LSB
		ANI0 to ANI5, ANI8 to ANI23 <sup>Note 2</sup> , [ $2.7\text{ V} \leq AV_{REFP} = V_{DD} < 4.5\text{ V}$ ]			$\pm 5.0$	LSB
		ANI1, ANI2 <sup>Note 3</sup> , [ $4.5\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$ ], [ $0.25\text{ V} \leq V_{AIN} \leq V_{DD} - 0.25\text{ V}$ ]			$\pm 6.0$	LSB
		ANI1, ANI2 <sup>Note 3</sup> , [ $2.7\text{ V} \leq AV_{REFP} = V_{DD} < 4.5\text{ V}$ ], [ $0.25\text{ V} \leq V_{AIN} \leq V_{DD} - 0.25\text{ V}$ ]			$\pm 8.0$	LSB
		ANI24 to ANI30, [ $4.5\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$ ]			$\pm 11$	LSB
		ANI24 to ANI30, [ $2.7\text{ V} \leq AV_{REFP} = V_{DD} < 4.5\text{ V}$ ]			$\pm 13$	LSB
Integral linearity error <sup>Note 1</sup>	INL	ANI0 to ANI5, ANI8 to ANI23, [ $AV_{REFP} = V_{DD}$ ]			$\pm 3.0$	LSB
		ANI24 to ANI30, [ $AV_{REFP} = V_{DD}$ ]			$\pm 7.0$	LSB
Differential linearity error <sup>Note 1</sup>	DNL	ANI0 to ANI5, ANI8 to ANI23, [ $AV_{REFP} = V_{DD}$ ]			$\pm 1.5$	LSB
		ANI24 to ANI30, [ $AV_{REFP} = V_{DD}$ ]			$\pm 3.5$	LSB
Zero-scale error <sup>Note 1</sup>	ZSE	ANI0 to ANI5, ANI8 to ANI23 <sup>Note 2</sup> , [ $AV_{REFP} = V_{DD}$ ]			$\pm 4.5$	LSB
		ANI24 to ANI30, [ $AV_{REFP} = V_{DD}$ ]			$\pm 8.5$	LSB
Full-scale error <sup>Note 1</sup>	FSE	ANI0 to ANI5, ANI8 to ANI23 <sup>Note 2</sup> , [ $AV_{REFP} = V_{DD}$ ]			$\pm 4.5$	LSB
		ANI24 to ANI30, [ $AV_{REFP} = V_{DD}$ ]			$\pm 8.5$	LSB

(Notes are at the end of this table.)

(2/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Reference voltage (+)	$AV_{REFP}$		2.7		$V_{DD}$	V
Analog input voltage	$V_{AIN}$	ANI0 to ANI5, ANI8 to ANI30	0		$AV_{REFP}$	V
Internal reference voltage (+)	$V_{BGR}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	1.38	1.45	1.5	V
Analog input slew rate	SR				0.4	V/ $\mu$ s
Operation clock	$f_{AD}$		2		40	MHz
Conversion time <sup>Note 4</sup> (per 1 channel)	$t_{CONV}$	ADCLK = 40 MHz, input impedance $\leq 0.5\text{ k}\Omega$				
		ANI0 to ANI5, ANI8 to ANI15 <sup>Note 2</sup>	1.125			$\mu$ s
		ANI16 to ANI30	1.8			$\mu$ s
		ANI1, ANI2 <sup>Note 3</sup>	2.1			$\mu$ s

**Notes** 1. Excludes quantization error ( $\pm 1/2$  LSB).

2. In case that dedicated sample & hold circuit is not used.

3. In case that dedicated sample & hold circuit is used.

4. The A/D conversion processing time ( $t_{CONV}$ ) consists of sampling time and time for conversion by successive approximation.

(2) When Reference voltage (+) =  $V_{DD}$ , Reference voltage (-) =  $V_{SS}$ ,  
target ANI pin: ANI0 to ANI30, Internal reference voltage (+).

( $T_A = -40$  to  $+125^\circ\text{C}$ ,  $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$ , Reference voltage (+) =  $V_{DD}$ ,  
Reference voltage (-) =  $V_{SS}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES				12	bit
Overall error <sup>Note 1</sup>	ABS	ANI0 to ANI23 <sup>Note 2</sup> , $[4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}]$			$\pm 13.0$	LSB
		ANI0 to ANI23 <sup>Note 2</sup> , $[2.7\text{ V} \leq V_{DD} < 4.5\text{ V}]$			$\pm 15.0$	LSB
		ANI1, ANI2 <sup>Note 3</sup> , $[4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}]$ , $[0.25\text{ V} \leq V_{AIN} \leq V_{DD} - 0.25\text{ V}]$			$\pm 14.0$	LSB
		ANI1, ANI2 <sup>Note 3</sup> , $[2.7\text{ V} \leq V_{DD} < 4.5\text{ V}]$ , $[0.25\text{ V} \leq V_{AIN} \leq V_{DD} - 0.25\text{ V}]$			$\pm 16.0$	LSB
		ANI24 to ANI30, $[4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}]$			$\pm 19.0$	LSB
		ANI24 to ANI30, $[2.7\text{ V} \leq V_{DD} < 4.5\text{ V}]$			$\pm 21.0$	LSB
Integral linearity error <sup>Note 1</sup>	INL	ANI0 to ANI23			$\pm 7.0$	LSB
		ANI24 to ANI30			$\pm 9.0$	LSB
Differential linearity error <sup>Note 1</sup>	DNL	ANI0 to ANI23			$\pm 3.5$	LSB
		ANI24 to ANI30			$\pm 5.5$	LSB
Zero-scale error <sup>Note 1</sup>	ZSE	ANI0 to ANI23 <sup>Note 2</sup>			$\pm 14.5$	LSB
		ANI24 to ANI30			$\pm 18.5$	LSB
Full-scale error <sup>Note 1</sup>	FSE	ANI0 to ANI23 <sup>Note 2</sup>			$\pm 14.5$	LSB
		ANI24 to ANI30			$\pm 18.5$	LSB
Analog input voltage	$V_{AIN}$	ANI0 to ANI30	0		$V_{DD}$	V
Internal reference voltage (+)	$V_{BGR}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	1.38	1.45	1.5	V
Analog input slew rate	SR				0.4	V/ $\mu\text{s}$
Operation clock	$f_{AD}$		2		40	MHz
Conversion time <sup>Note 4</sup> (per 1 channel)	$t_{CONV}$	ADCLK = 40 MHz, input impedance $\leq 0.5\text{ k}\Omega$				
		ANI0 to ANI15 <sup>Note 2</sup>	1.125			$\mu\text{s}$
		ANI16 to ANI30	1.8			$\mu\text{s}$
		ANI1, ANI2 <sup>Note 3</sup>	2.1			$\mu\text{s}$

**Notes** 1. Excludes quantization error ( $\pm 1/2$  LSB).

2. In case that dedicated sample & hold circuit is not used.

3. In case that dedicated sample & hold circuit is used.

4. The A/D conversion processing time ( $t_{CONV}$ ) consists of sampling time and time for conversion by successive approximation.

## 4.6.2 D/A Converter Characteristics

(T<sub>A</sub> = -40 to +125°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES				8	bit
Overall error	AINL	Rload = 4 MΩ, 2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V			±2.5	LSB
		Rload = 8 MΩ, 2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V			±2.5	LSB
Settling time	t <sub>SET</sub>	Cload = 20 pF, 2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V			3	μs

## 4.6.3 Comparator Characteristics

(T<sub>A</sub> = -40 to +125°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input offset voltage	V <sub>IOCOMP</sub>			±5	±40	mV
Input voltage range	V <sub>ICMP</sub>		0		V <sub>DD</sub>	V
Response time	t <sub>CR</sub> , t <sub>CF</sub>	Input amplitude ±100 mV		70	200	ns
Stabilization wait time during input channel switching <sup>Note 1</sup>	t <sub>WAIT</sub>	Input amplitude ±100 mV	300			ns
Operation stabilization wait time <sup>Note 2</sup>	t <sub>CMP</sub>	3.3 V ≤ V <sub>DD</sub> ≤ 5.5 V	1			μs
		2.7 V ≤ V <sub>DD</sub> < 3.3 V	3			μs


**Notes** 1. Period of time from when the comparator input channel is switched until the comparator is switched to output.

2. Period of time from when the comparator operation is enabled (HCOMPON bit in CMPCTL is set to 1) until the comparator satisfies the DC/AC characteristics.

## 4.6.4 POR Circuit Characteristics

(T<sub>A</sub> = -40 to +125°C, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage <sup>Note 1</sup>	V <sub>POR</sub>	Power supply rise time	1.48	1.56	1.67	V
	V <sub>PDR</sub>	Power supply fall time	1.47	1.55	1.66	V
Minimum pulse width <sup>Note 2</sup>	T <sub>PW</sub>		300			μs
Detection delay time	T <sub>PD</sub>				350	μs

**Notes** 1. This indicates the POR circuit characteristics, and normal operation is not guaranteed under the condition of less than lower limit operation voltage (2.7 V).2. Minimum time required for a POR reset when V<sub>DD</sub> exceeds below V<sub>PDR</sub>.

## 4.6.5 LVD Circuit Characteristics

## (1) LVD detection voltage of interrupt mode or reset mode

(T<sub>A</sub> = -40 to +125°C, V<sub>PDR</sub> ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	Supply voltage level	V <sub>LVD0</sub>	Power supply rise time	4.62	4.74	4.94	V
			Power supply fall time	4.52	4.64	4.84	V
		V <sub>LVD1</sub>	Power supply rise time	4.50	4.62	4.82	V
			Power supply fall time	4.40	4.52	4.71	V
		V <sub>LVD2</sub>	Power supply rise time	4.30	4.42	4.61	V
			Power supply fall time	4.21	4.32	4.51	V
		V <sub>LVD3</sub>	Power supply rise time	3.13	3.22	3.39	V
			Power supply fall time	3.07	3.15	3.31	V
		V <sub>LVD4</sub>	Power supply rise time	2.95	3.02	3.17	V
			Power supply fall time	2.89	2.96	3.09	V
		V <sub>LVD5</sub>	Power supply rise time	2.74	2.81	2.95	V
			Power supply fall time	2.68 <sup>Note</sup>	2.75	2.88	V
Minimum pulse width		t <sub>LW</sub>		300			μs
Detection delay time		t <sub>LD</sub>				300	μs

**Note** The minimum value exceeds below the lower limit operation voltage (2.7 V), however, in reset mode, normal operation (same behavior when V<sub>DD</sub> = 2.7 V) is possible until a reset is effected at the power supply falling time.

## (2) LVD detection voltage of interrupt and reset mode

(T<sub>A</sub> = -40 to +125°C, V<sub>PDR</sub> ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Interrupt and reset mode	V <sub>LVD5</sub>	VPOC2, VPOC1, VPOC0 = 0, 0, 1 <sup>Note 1</sup> , falling reset voltage: 2.75 V	2.68 <sup>Note 2</sup>	2.75	2.88	V
	V <sub>LVD2</sub>	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	4.30	4.42	V
			Falling interrupt voltage	4.21	4.32	V
	V <sub>LVD5</sub>	VPOC2, VPOC1, VPOC0 = 0, 1, 0 <sup>Note 1</sup> , falling reset voltage: 2.75 V	2.68 <sup>Note 2</sup>	2.75	2.88	V
	V <sub>LVD1</sub>	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	4.50	4.62	V
			Falling interrupt voltage	4.40	4.52	V
	V <sub>LVD5</sub>	VPOC2, VPOC1, VPOC0 = 0, 1, 1 <sup>Note 1</sup> , falling reset voltage: 2.75 V	2.68 <sup>Note 2</sup>	2.75	2.88	V
	V <sub>LVD3</sub>	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	3.13	3.22	V
			Falling interrupt voltage	3.07	3.15	V
	V <sub>LVD0</sub>	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	4.62	4.74	V
			Falling interrupt voltage	4.52	4.64	V

**Notes** 1. These values indicate setting values of option bytes.

2. The minimum value exceeds below the lower limit operation voltage (2.7 V), however, in reset mode, normal operation (same behavior when V<sub>DD</sub> = 2.7 V) is possible until a reset is effected at the power supply falling time.

#### 4.7 Power Supply Voltage Rising Time

( $T_A = -40$  to  $+125^\circ\text{C}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Maximum power supply voltage rising slope	$S_{vrmax}$	$0\text{ V} \rightarrow V_{DD}$ ( $V_{POC2} = 0$ or $1$ <sup>Note 2</sup> )			50 <sup>Note 3</sup>	V/ms
Minimum power supply voltage rising slope <sup>Note 1</sup>	$S_{vrmin}$	$0\text{ V} \rightarrow 2.7\text{ V}$	6.5			V/ms

**Notes** 1. The minimum power supply voltage rising slope is applied only under the following condition.

When the voltage detection (LVD) circuit is not used ( $V_{POC2} = 1$ ) and an external reset circuit is not used or when a reset is not effected until  $V_{DD} = 2.7\text{ V}$ .

2. These values indicate setting values of option bytes.

3. If the power supply drops below  $V_{PDR}$  and a POR reset is effected, this specification is also applied when the power supply is recovered without dropping to  $0\text{ V}$ .

#### 4.8 Regulator Output Voltage Characteristics

( $T_A = -40$  to  $+125^\circ\text{C}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
REGC output voltage <sup>Note</sup>	$V_{OREGC}$	$C = 0.47$ to $1\text{ }\mu\text{F}$	2.0	2.1	2.2	V

**Note** Other than the following conditions are applicable.


- In STOP mode.
- When the high-speed system clock ( $f_{MX}$ ), the high-speed on-chip oscillator clock ( $f_{IH}$ ), and PLL clock ( $f_{PLL}$ ) are stopped during CPU operation with the subsystem/low-speed on-chip oscillator clock select clock ( $f_{SL}$ ).
- When the high-speed system clock ( $f_{MX}$ ), the high-speed on-chip oscillator clock ( $f_{IH}$ ), and PLL clock ( $f_{PLL}$ ) are stopped during the HALT mode when the CPU operation with the subsystem/low-speed on-chip oscillator clock select ( $f_{SL}$ ) has been set.

#### 4.9 RAM Data Retention Characteristics

( $T_A = -40$  to  $+125^\circ\text{C}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	$V_{DDDR}$		1.47 <sup>Note</sup>		5.5	V

**Note** This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



#### 4.10 Flash Memory Programming Characteristics

( $T_A = -40$  to  $+125^\circ\text{C}$ ,  $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
System clock frequency	f <sub>CLK</sub>		2		40	MHz
Number of code flash rewrites <sup>Notes 1, 2, 3</sup>	Cerwr	Retained for 20 years T <sub>A</sub> = +85°C <sup>Note 4</sup>	1,000			Times
Number of data flash rewrites <sup>Notes 1, 2, 3</sup>		Retained for 20 years T <sub>A</sub> = +85°C <sup>Note 4</sup>	10,000			
		Retained for 5 years T <sub>A</sub> = +85°C <sup>Note 4</sup>	100,000			
Erase time	Terasa	Block erase	5			ms
Write time	Twrwa	1 word write	10			μs

- Notes**
- 1 erase + 1 write after the erase is regarded as 1 rewrite. The starting point of the retaining years are after the erase.
  2. When using flash memory programmer and Renesas Electronics self programming code.
  3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.
  4. The average temperature for data retention.

##### (1) Code flash memory processing time

( $T_A = -40$  to  $+125^\circ\text{C}$ ,  $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$ )

Item	Conditions	$f_{\text{CLK}} = 2\text{ MHz}$		$f_{\text{CLK}} = 4\text{ MHz}$		$f_{\text{CLK}} = 8\text{ MHz}$		$f_{\text{CLK}} = 16\text{ MHz}$		Unit
		TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	
Programming time	4 bytes	74.0	690.0	61.0	580.0	56.0	530.0	54.0	510.0	$\mu\text{s}$
Erasure time	1 KB	6.9	245.0	6.1	230.0	5.8	225.0	5.6	220.0	ms
Blank checking time	4 bytes	—	29.0	—	22.0	—	19.0	—	17.0	$\mu\text{s}$
	1 KB	—	800.0	—	405.0	—	245.0	—	145.0	$\mu\text{s}$
Internal verify time	4 bytes	—	350.0	—	175.0	—	90.0	—	45.0	$\mu\text{s}$
	1 KB	—	19.0	—	9.5	—	5.0	—	2.5	ms

Item	Conditions	$f_{\text{CLK}} = 20\text{ MHz}$		$f_{\text{CLK}} = 32\text{ MHz}$		$f_{\text{CLK}} = 40\text{ MHz}$		Unit
		TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	
Programming time	4 bytes	54.0	510.0	53.0	500.0	53.0	500.0	$\mu\text{s}$
Erasure time	1 KB	5.6	220.0	5.5	220.0	5.5	220.0	ms
Blank checking time	4 bytes	—	17.0	—	16.0	—	16.0	$\mu\text{s}$
	1 KB	—	145.0	—	135.0	—	135.0	$\mu\text{s}$
Internal verify time	4 bytes	—	35.0	—	22.0	—	18.0	$\mu\text{s}$
	1 KB	—	2.0	—	1.2	—	1.0	ms

**Caution** The listed values do not include the time until the operations of the flash memory start following execution of an instruction by software.

**(2) Data flash memory processing time****(T<sub>A</sub> = -40 to +125°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)**

Item	Conditions	f <sub>CLK</sub> = 2 MHz		f <sub>CLK</sub> = 4 MHz		f <sub>CLK</sub> = 8 MHz		f <sub>CLK</sub> = 16 MHz		Unit
		TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	
Programming time	1 byte	60.0	550.0	49.0	450.0	44.0	410.0	42.0	390.0	μs
Erase time	1 KB	11.5	340.0	8.4	275.0	7.1	250.0	6.3	235.0	ms
Blank checking time	1 byte	–	29.0	–	22.0	–	19.0	–	17.0	μs
	1 KB	–	3.1	–	1.6	–	0.95	–	0.55	ms
Internal verify time	1 byte	–	350.0	–	175.0	–	90.0	–	45.0	μs
	1 KB	–	76.0	–	38.0	–	19.0	–	9.5	ms

Item	Conditions	f <sub>CLK</sub> = 20 MHz		f <sub>CLK</sub> = 32 MHz		f <sub>CLK</sub> = 40 MHz		Unit
		TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	
Programming time	1 byte	42.0	390.0	41.0	380.0	41.0	380.0	μs
Erase time	1 KB	6.3	235.0	6.2	235.0	6.2	235.0	ms
Blank checking time	1 byte	–	17.0	–	16.0	–	16.0	μs
	1 KB	–	0.55	–	0.5	–	0.5	ms
Internal verify time	1 byte	–	35.0	–	22.0	–	18.0	μs
	1 KB	–	7.5	–	4.7	–	3.8	ms

**Caution** The listed values do not include the time until the operations of the flash memory start following execution of an instruction by software.

**4.11 Dedicated Flash Memory Programmer Communication (UART)****(T<sub>A</sub> = -40 to +125°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)**


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate	–	During serial programming	115.2 k		1M	bps



### 4.12 Timing of Entry to Flash Memory Programming Modes

( $T_A = -40$  to  $+125^\circ\text{C}$ ,  $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time to complete the communication for the initial setting after the external reset is released	$t_{\text{SUINIT}}$	POR and LVD reset must be released before the external reset is released.			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	$t_{\text{SU}}$	POR and LVD reset must be released before the external reset is released.	10			$\mu\text{s}$
Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)	$t_{\text{HD}}$	POR and LVD reset must be released before the external reset is released.	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

- Remarks**
1.  $t_{\text{SUINIT}}$ : Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.
  2.  $t_{\text{SU}}$ : Time to release the external reset after the TOOL0 pin is set to the low level
  3.  $t_{\text{HD}}$ : Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)

## 5. ELECTRICAL SPECIFICATIONS (GRADE 5)

- Cautions**
1. RL78/F23 and RL78/F24 have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
  2. With products not provided with an EV<sub>DD0</sub>, EV<sub>DD1</sub>, EV<sub>SS0</sub>, or EV<sub>SS1</sub> pin, replace EV<sub>DD0</sub> and EV<sub>DD1</sub> with V<sub>DD</sub>, or replace EV<sub>SS0</sub> and EV<sub>SS1</sub> with V<sub>SS</sub>.
  3. The pins mounted depending on the product. For details, refer to 1.5 Pin Configurations and 2.1 Pin Function List.

## 5.1 Absolute Maximum Ratings

(1/3)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	$V_{DD}$		-0.5 to +6.5	V
	$EV_{DD0}, EV_{DD1}$	$EV_{DD0} = EV_{DD1} = V_{DD}$	-0.5 to +6.5	V
	$V_{SS}$		-0.5 to +0.3	V
	$EV_{SS0}, EV_{SS1}$	$EV_{SS0} = EV_{SS1}$	-0.5 to +0.3	V
REGC pin input voltage	$V_{IREGC}$	REGC	-0.3 to +2.8 and -0.3 to $V_{DD} + 0.3$ <sup>Note 1</sup>	V
Input voltage	$V_{I1}$	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157	-0.3 to $EV_{DD0} + 0.3$ and -0.3 to $V_{DD} + 0.3$ <sup>Note 2</sup>	V
	$V_{I2}$	P33, P34, P80 to P87, P90 to P97, P100 to P105, P121 to P124, P137, RESET	-0.3 to $V_{DD} + 0.3$ <sup>Note 2</sup>	V
Output voltage	$V_{O1}$	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157	-0.3 to $EV_{DD0} + 0.3$ and -0.3 to $V_{DD} + 0.3$ <sup>Note 2</sup>	V
	$V_{O2}$	P33, P34, P80 to P87, P90 to P97, P100 to P105	-0.3 to $V_{DD} + 0.3$	V
Analog input voltage	$V_{AI1}$	ANI24 to ANI30	-0.3 to $EV_{DD0} + 0.3$ and -0.3 to $AV_{REF(+)} + 0.3$ <sup>Notes 2, 3</sup>	V
	$V_{AI2}$	ANI0 to ANI23	-0.3 to $V_{DD} + 0.3$ and -0.3 to $AV_{REF(+)} + 0.3$ <sup>Notes 2, 3</sup>	V

**Notes** 1. Connect the REGC pin to  $V_{SS}$  via a capacitor (0.47 to 1  $\mu$ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

2. Must be 6.5 V or lower.

3. For pins to be used in A/D conversion, the voltage should not exceed the value  $AV_{REF(+)} + 0.3$ .

**Caution** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(2/3)

Parameter	Symbol	Conditions		Ratings	Unit
Output current, high	I <sub>OH1</sub>	Per pin	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157	-40	mA
		Total of all pins -170 mA	P01, P02, P40 to P47, P120, P125 to P127, P150 to P153	-70	mA
			P00, P03, P10 to P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157	-100	mA
	I <sub>OH2</sub>	Per pin	P33, P34, P80 to P87, P90 to P97, P100 to P105	-0.5	mA
		Total of all pins		-2	mA
Output current, low	I <sub>OL1</sub>	Per pin	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157	40	mA
		Total of all pins 170 mA	P01, P02, P40 to P47, P120, P125 to P127, P150 to P153	70	mA
			P00, P03, P10 to P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157	100	mA
	I <sub>OL2</sub>	Per pin	P33, P34, P80 to P87, P90 to P97, P100 to P105	1	mA
		Total of all pins		5	mA

**Caution** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(3/3)

Parameter	Symbol	Conditions		Ratings	Unit
Positive injected current ( $V_I > V_{DD}$ ) <sup>Note</sup>	$I_{INJP}$	Per pin	P00 to P03, P10 to P17, P30 to P32, P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	5	mA
			P70 to P74, P80 to P87, P90 to P97, P100 to P105, P120, P125	2	mA
Negative injected current ( $V_I < V_{SS}$ ) <sup>Note</sup>	$I_{INJN}$	Per pin	P00 to P03, P10 to P17, P30 to P32, P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	-5	mA
			P70 to P74, P80 to P87, P90 to P97, P100 to P105, P120, P125	-0.5	mA
Sum of all positive injected currents <sup>Note</sup>	$\Sigma I_{INJP}$	Total of all pins	P00 to P03, P10 to P17, P30 to P32, P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	40	mA
			P70 to P74, P80 to P87, P90 to P97, P100 to P105, P120, P125	10	mA
Sum of all negative injected currents <sup>Note</sup>	$\Sigma I_{INJN}$	Total of all pins	P00 to P03, P10 to P17, P30 to P32, P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	-40	mA
			P70 to P74, P80 to P87, P90 to P97, P100 to P105, P120, P125	-2	mA
Total of all injected currents <sup>Note</sup>	$\Sigma  I_{INJP}  + \Sigma  I_{INJN} $	Total of all pins	P00 to P03, P10 to P17, P30 to P32, P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	40	mA
			P70 to P74, P80 to P87, P90 to P97, P100 to P105, P120, P125	10	mA
Operating ambient temperature	$T_A$	In normal operation mode		-40 to +150	°C
		In flash memory programming mode			
Storage temperature	$T_{stg}$			-65 to +150	°C

**Note** Conditions:  $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$

**Caution** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.


**Remarks**

1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
2.  $V_I$ : This is the input voltage level to the port pins.

## 5.2 Oscillator Characteristics

### 5.2.1 Main System Clock Oscillator Characteristics

( $T_A = -40$  to  $+150^\circ\text{C}$ ,  $2.7\text{ V} \leq V_{DD0} = V_{DD1} = V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = V_{SS0} = V_{SS1} = 0\text{ V}$ )

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator/ Crystal resonator		X1 clock oscillation frequency ( $f_x$ )	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	2.0		20.0	MHz

**Cautions** 1. When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as  $V_{SS}$ .
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.

2. Customers are requested to consult the resonator manufacturer to select an appropriate resonator and to determine the proper oscillation constant. Customers are also requested to adequately evaluate the oscillation on their system. Determine the X1 clock oscillation stabilization time using the oscillation stabilization time of the oscillation stabilization time counter status register (OSTC) and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

### 5.2.2 On-chip Oscillator Characteristics

( $T_A = -40$  to  $+150^\circ\text{C}$ ,  $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$ )

Oscillators	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency <sup>Note</sup>	$f_{\text{IH}}$		2		80	MHz
High-speed on-chip oscillator clock frequency accuracy	—		-2.2		+2.2	%
Low-speed on-chip oscillator clock frequency	$f_{\text{IL}}$ , $f_{\text{WDT}}$			15		kHz
Low-speed on-chip oscillator clock frequency accuracy	—		-15		+15	%

**Note** High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H/040C2H) and bits 0 to 2 of the HOCODIV register.

### 5.2.3 Subsystem Clock Oscillator Characteristics

Do not use the XT1 oscillator.

## 5.2.4 PLL Circuit Characteristics

(T<sub>A</sub> = -40 to +150°C, 2.7 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

Resonator	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
PLL input enable clock frequency <sup>Note 1</sup>	f <sub>PLLI</sub>	f <sub>MAIN</sub> : 4.0 MHz, FMAINDIV[1:0] = 00B	3.92	4.0	4.08	MHz
		f <sub>MAIN</sub> : 8.0 MHz, FMAINDIV[1:0] = 00B	7.84	8.0	8.16	MHz
		f <sub>MAIN</sub> : 16.0 MHz, FMAINDIV[1:0] = 10B	7.84	8.0	8.16	MHz
		f <sub>MAIN</sub> : 20.0 MHz, FMAINDIV[1:0] = 11B	4.90	5.0	5.10	MHz
PLL output frequency (center value)	f <sub>PLL</sub>	f <sub>MAIN</sub> : 20MHz, PLLMULA = 0, PLLMUL = 1, PLLDIV0 = 0, FPLLDIV = 0, PLLDIV1 = 0	f <sub>PLLI</sub> × 16/2			MHz
			f <sub>PLLI</sub> × 16			MHz
		f <sub>MAIN</sub> : 4 MHz, PLLMULA = 1, PLLMUL = 1, PLLDIV0 = 0, FPLLDIV = 0, PLLDIV1 = 0	f <sub>PLLI</sub> × 20/2			MHz
			f <sub>PLLI</sub> × 20			MHz
		f <sub>MAIN</sub> : 8 MHz or 16 MHz, PLLMULA = 0, PLLMUL = 0, PLLDIV0 = 1, FPLLDIV = 0, PLLDIV1 = 0	f <sub>PLLI</sub> × 12/4			MHz
			f <sub>PLLI</sub> × 12/2			MHz
		f <sub>MAIN</sub> : 8 MHz or 16 MHz, PLLMULA = 0, PLLMUL = 1, PLLDIV0 = 1, FPLLDIV = 0, PLLDIV1 = 0	f <sub>PLLI</sub> × 16/4			MHz
			f <sub>PLLI</sub> × 16/2			MHz
		f <sub>MAIN</sub> : 8 MHz or 16 MHz, PLLMULA = 1, PLLMUL = 0, PLLDIV0 = 0, FPLLDIV = 0, PLLDIV1 = 0	f <sub>PLLI</sub> × 10/2			MHz
			f <sub>PLLI</sub> × 10			MHz
Long-term jitter <sup>Note 2</sup>	t <sub>LJ</sub>	term = 1 μs	-1		+1	ns
		term = 10 μs	-1		+1	ns
		term = 20 μs	-2		+2	ns

**Notes** 1. If the high-speed on-chip oscillator clock is to be selected as the PLL input clock, the minimum and maximum values will reflect the range of accuracy of the oscillation frequency by the high-speed on-chip oscillator clock.

2. Guaranteed by design, but not tested before shipment.

**Remark** f<sub>MAIN</sub> : Main system clock frequency.



### 5.3 DC Characteristics

#### 5.3.1 Pin Characteristics

For the relationship between the port pins shown in the following tables and the products, refer to **2. PIN FUNCTIONS**.

( $T_A = -40$  to  $+150^\circ\text{C}$ ,  $2.7\text{ V} \leq \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0\text{ V}$ )

(1/6)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output current, high <sup>Note 1</sup>	IOH1	Per pin for P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157	$4.0\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$		-5.0	mA
			$2.7\text{ V} \leq \text{EV}_{\text{DD0}} < 4.0\text{ V}$		-3.0	mA
		Per pin for P10, P12, P14, P30, P120, P140 (special slew rate)	$4.0\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$		-0.6	mA
			$2.7\text{ V} \leq \text{EV}_{\text{DD0}} < 4.0\text{ V}$		-0.2	mA
		Total of P01, P02, P40 to P47, P120, P125 to P127, P150 to P153 (for duty factors $\leq 70\%$ <sup>Note 2</sup> )	$4.0\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$		-20.0	mA
			$2.7\text{ V} \leq \text{EV}_{\text{DD0}} < 4.0\text{ V}$		-10.0	mA
	IOH2	Total of P00, P03, P10 to P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157 (for duty factors $\leq 70\%$ <sup>Note 2</sup> )	$4.0\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$		-30.0	mA
			$2.7\text{ V} \leq \text{EV}_{\text{DD0}} < 4.0\text{ V}$		-19.0	mA
		Total of all pins (for duty factors $\leq 70\%$ <sup>Note 2</sup> )	$4.0\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$		-32.0	mA
			$2.7\text{ V} \leq \text{EV}_{\text{DD0}} < 4.0\text{ V}$		-29.0	mA
	IOH2	Per pin for P33, P34, P80 to P87, P90 to P97, P100 to P105	$2.7\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$		-0.1	mA
		Total of all pins (for duty factors $\leq 70\%$ <sup>Note 2</sup> )	$2.7\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$		-2.0	mA

**Notes** 1. Value of current at which the device operation is guaranteed even if the current flows from pins EV<sub>DD0</sub>, EV<sub>DD1</sub> and V<sub>DD</sub> to an output pin.

2. These output current values are obtained under the condition that the duty factor is no greater than 70%. The output current values when the duty factor is changed to a value greater than 70% can be calculated from the following expression (when the duty factor is changed to n%).

- Total output current of pins  $(\text{IOH} \times 0.7)/(n \times 0.01)$

<Example> Where  $n = 80\%$  and  $\text{IOH} = -10.0\text{ mA}$

$$\text{Total output current of pins} = (-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7\text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

**Caution** P10 to P17, P32, P60 to P63, P70 to P72, and P120 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(T<sub>A</sub> = -40 to +150°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

(2/6)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output current, low <sup>Note 1</sup>	I <sub>OL1</sub>	Per pin for P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		8.5	mA
			2.7 V ≤ EV <sub>DD0</sub> < 4.0 V		4.0	mA
		Per pin for P10, P12, P14, P30, P120, P140 (special slew rate)	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		0.59	mA
			2.7 V ≤ EV <sub>DD0</sub> < 4.0 V		0.07	mA
		Total of P01, P02, P40 to P47, P120, P125 to P127, P150 to P153 (for duty factors ≤ 70% <sup>Note 2</sup> )	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		20.0	mA
			2.7 V ≤ EV <sub>DD0</sub> < 4.0 V		15.0	mA
		Total of P00, P03, P10 to P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157 (for duty factors ≤ 70% <sup>Note 2</sup> )	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		35.0	mA
			2.7 V ≤ EV <sub>DD0</sub> < 4.0 V		30.0	mA
		Total of all pins (for duty factors ≤ 70% <sup>Note 2</sup> )	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		55.0	mA
			2.7 V ≤ EV <sub>DD0</sub> < 4.0 V		45.0	mA
	I <sub>OL2</sub>	Per pin for P33, P34, P80 to P87, P90 to P97, P100 to P105	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V		0.4	mA
		Total of all pins (for duty factors ≤ 70% <sup>Note 2</sup> )	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V		5.0	mA

**Notes** 1. Value of current at which the device operation is guaranteed even if the current flows to the EV<sub>SS0</sub>, EV<sub>SS1</sub> and V<sub>SS</sub> pins from an output pin.

2. These output current values are obtained under the condition that the duty factor is no greater than 70%. The output current values when the duty factor is changed to a value greater than 70% can be calculated from the following expression (when the duty factor is changed to n%).

- Total output current of pins (I<sub>OL</sub> × 0.7)/(n × 0.01)

<Example> Where n = 80% and I<sub>OL</sub> = 10.0 mA

$$\text{Total output current of pins} = (10.0 \times 0.7)/(80 \times 0.01) \approx 8.7 \text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(T<sub>A</sub> = -40 to +150°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

(3/6)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	V <sub>IH1</sub>	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157 (Schmitt 1 mode)	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	0.65 EV <sub>DD0</sub>	EV <sub>DD0</sub> <sup>Note</sup>	V
			2.7 V ≤ EV <sub>DD0</sub> < 4.0 V	0.7 EV <sub>DD0</sub>	EV <sub>DD0</sub> <sup>Note</sup>	V
	V <sub>IH2</sub>	P10, P11, P13, P14, P16, P17, P30, P41, P43, P50, P52 to P54, P60 to P63, P70, P71, P73, P75 to P77, P107, P120, P125, P150, P152, P153 (Schmitt 3 mode)	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	0.8 EV <sub>DD0</sub>	EV <sub>DD0</sub> <sup>Note</sup>	V
			2.7 V ≤ EV <sub>DD0</sub> < 4.0 V	0.85 EV <sub>DD0</sub>	EV <sub>DD0</sub> <sup>Note</sup>	V
	V <sub>IH3</sub>	P10, P11, P13, P14, P16, P17, P30, P54, P62, P63, P70, P71, P73, P125 (TTL mode)	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	2.2	EV <sub>DD0</sub> <sup>Note</sup>	V
			2.7 V ≤ EV <sub>DD0</sub> < 4.0 V	2.0	EV <sub>DD0</sub> <sup>Note</sup>	V
	V <sub>IH4</sub>	P33, P34, P80 to P87, P90 to P97, P100 to P105, P137 (fixed to Schmitt 3 mode)	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.8 V <sub>DD</sub>	V <sub>DD</sub>	V
			2.7 V ≤ V <sub>DD</sub> < 4.0 V	0.85 V <sub>DD</sub>	V <sub>DD</sub>	V
	V <sub>IH5</sub>	RESET (fixed to Schmitt 1 mode)	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.65 V <sub>DD</sub>	V <sub>DD</sub>	V
			2.7 V ≤ V <sub>DD</sub> < 4.0 V	0.7 V <sub>DD</sub>	V <sub>DD</sub>	V
	V <sub>IH6</sub>	P121 to P124, EXCLK, EXCLKS (fixed to Schmitt 2 mode)	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.8 V <sub>DD</sub>	V <sub>DD</sub>	V
			2.7 V ≤ V <sub>DD</sub> < 4.0 V	0.8 V <sub>DD</sub>	V <sub>DD</sub>	V

**Note** The maximum value of V<sub>IH</sub> of the pins P10 to P17, P32, P60 to P63, P70 to P72, and P120 is EV<sub>DD0</sub>, even in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(T<sub>A</sub> = -40 to +150°C, 2.7 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

(4/6)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, low	V <sub>IL1</sub>	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157 (Schmitt 1 mode)	4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V	0	0.35 E <sub>VDD0</sub>	V
			2.7 V ≤ E <sub>VDD0</sub> < 4.0 V	0	0.3 E <sub>VDD0</sub>	V
	V <sub>IL2</sub>	P10, P11, P13, P14, P16, P17, P30, P41, P43, P50, P52 to P54, P60 to P63, P70, P71, P73, P75 to P77, P107, P120, P125, P150, P152, P153 (Schmitt 3 mode)	4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V	0	0.5 E <sub>VDD0</sub>	V
			2.7 V ≤ E <sub>VDD0</sub> < 4.0 V	0	0.4 E <sub>VDD0</sub>	V
	V <sub>IL3</sub>	P10, P11, P13, P14, P16, P17, P30, P54, P62, P63, P70, P71, P73, P125 (TTL mode)	4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V	0	0.8	V
			2.7 V ≤ E <sub>VDD0</sub> < 4.0 V	0	0.5	V
	V <sub>IL4</sub>	P33, P34, P80 to P87, P90 to P97, P100 to P105, P137 (fixed to Schmitt 3 mode)	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V	0	0.5 V <sub>DD</sub>	V
			2.7 V ≤ V <sub>DD</sub> < 4.0 V	0	0.4 V <sub>DD</sub>	V
	V <sub>IL5</sub>	RESET (fixed to Schmitt 1 mode)	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V	0	0.35 V <sub>DD</sub>	V
			2.7 V ≤ V <sub>DD</sub> < 4.0 V	0	0.3 V <sub>DD</sub>	V
	V <sub>IL6</sub>	P121 to P124, EXCLK, EXCLKS (fixed to Schmitt 2 mode)	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V	0	0.2 V <sub>DD</sub>	V
			2.7 V ≤ V <sub>DD</sub> < 4.0 V	0	0.2 V <sub>DD</sub>	V

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(T<sub>A</sub> = -40 to +150°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

(5/6)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output voltage, high	V <sub>OH1</sub>	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157 (normal slew rate)	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OH1</sub> = -5.0 mA	EV <sub>DD0</sub> - 0.9		V
			2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OH1</sub> = -3.0 mA	EV <sub>DD0</sub> - 0.7		V
			2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OH1</sub> = -1.0 mA	EV <sub>DD0</sub> - 0.5		V
	V <sub>OH2</sub>	P33, P34, P80 to P87, P90 to P97, P100 to P105	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V I <sub>OH2</sub> = -100 μA	V <sub>DD</sub> - 0.5		V
	V <sub>OH3</sub>	P10, P12, P14, P30, P120, P140 (special slew rate)	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OH3</sub> = -0.6 mA	EV <sub>DD0</sub> - 0.8		V
			2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OH3</sub> = -0.2 mA	EV <sub>DD0</sub> - 0.5		V
Output voltage, low	V <sub>OL1</sub>	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157 (normal slew rate)	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 8.5 mA		0.7	V
			4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 4.0 mA		0.4	V
			2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 4.0 mA		0.7	V
			2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OL1</sub> = 1.5 mA		0.4	V
	V <sub>OL2</sub>	P33, P34, P80 to P87, P90 to P97, P100 to P105	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V I <sub>OL2</sub> = 400 μA		0.4	V
	V <sub>OL3</sub>	P10, P12, P14, P30, P120, P140 (special slew rate)	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OL3</sub> = 0.6 mA		0.8	V
			2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, I <sub>OL3</sub> = 0.07 mA		0.5	V

**Caution** P10 to P17, P32, P60 to P63, P70 to P72, and P120 do not output high level in N-ch open-drain mode.**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(T<sub>A</sub> = -40 to +150°C, 2.7 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

(6/6)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit	
Input leakage current, high	I <sub>LIH1</sub>	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157	V <sub>I</sub> = EV <sub>DD0</sub>			1	μA	
	I <sub>LIH2</sub>	P33, P34, P80 to P87, P90 to P97, P100 to P105, P137, RESET	V <sub>I</sub> = V <sub>DD</sub>			1	μA	
	I <sub>LIH3</sub>	P121 to P124 (X1, X2, EXCLK, EXCLKS)	V <sub>I</sub> = V <sub>DD</sub>	In input port or external clock input		1	μA	
				In resonator connection		10	μA	
Input leakage current, low	I <sub>LIL1</sub>	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157	V <sub>I</sub> = EV <sub>SS0</sub>			-1	μA	
	I <sub>LIL2</sub>	P33, P34, P80 to P87, P90 to P97, P100 to P105, P137, RESET	V <sub>I</sub> = V <sub>SS</sub>			-1	μA	
	I <sub>LIL3</sub>	P121 to P124 (X1, X2, EXCLK, EXCLKS)	V <sub>I</sub> = V <sub>SS</sub>	In input port or external clock input		-1	μA	
				In resonator connection		-10	μA	
Positive injected current <sup>Notes 1, 4</sup>	I <sub>INJPRMS</sub>	P00 to P03, P10 to P17, P30 to P32, P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	Per pin, V <sub>I</sub> > EV <sub>DD0</sub>			0.4	mA	
			Total of all pins, V <sub>I</sub> > EV <sub>DD0</sub>			4	mA	
		P70 to P74, P80, P83 to P87 <sup>Note 2</sup> , P90 to P97, P100 to P105, P120, P125	Per pin, V <sub>I</sub> > V <sub>DD</sub>			0.15	mA	
			Total of all pins, V <sub>I</sub> > V <sub>DD</sub>			1	mA	
		P81 to P84 <sup>Note 3</sup>	Total of all pins, V <sub>I</sub> > V <sub>DD</sub>			0.15	mA	
On-chip pull-up resistance	R <sub>U</sub>	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157	V <sub>I</sub> = EV <sub>SS0</sub> , in input port		10	20	100	kΩ

**Notes** 1. These specifications are not tested on sorting and are specified based on the device characterization.

2. For RL78/F24 product: P80, P86, P87

3. For RL78/F23 product: P81, P82

4. For RL78/F24 product, P85/ANI07/IVREF0 does not guarantee the electrical characteristics when a positive injection current is generated even if it is within the above specifications.

**Caution** P10 to P17, P32, P60 to P63, P70 to P72, and P120 do not output high level in N-ch open-drain mode.**Remarks** 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.2. V<sub>I</sub>: This is the input voltage level to the port pins.

## 5.3.2 Supply Current Characteristics

## (1) RL78/F24

(T<sub>A</sub> = -40 to +150°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

(1/2)

Items	Symbol	Conditions					MIN.	TYP.	MAX.	Unit
Supply current Note 1	I <sub>DD1</sub>	Operating mode	Normal operation Note 2	High-speed on-chip oscillator clock operation	f <sub>IH</sub> = 80 MHz	f <sub>CLK</sub> = 40 MHz Notes 3, 4		10.8	21.0	mA
					f <sub>IH</sub> = 40 MHz	f <sub>CLK</sub> = f <sub>IH</sub> Notes 3, 4		10.1	19.3	mA
					f <sub>IH</sub> = 2 MHz	f <sub>CLK</sub> = f <sub>IH</sub> Notes 3, 4		1.7	4.2	mA
				Resonator operation	f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = f <sub>MX</sub> Notes 3, 5		5.6	11.3	mA
					f <sub>MX</sub> = 2 MHz	f <sub>CLK</sub> = f <sub>MX</sub> Notes 3, 5		1.5	3.9	mA
				Resonator operation (PLL operation) (PLL input clock = f <sub>MX</sub> )	f <sub>PLL</sub> = 80 MHz, f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = 40 MHz Notes 3, 6		10.6	21.0	mA
					f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = 40 MHz Notes 3, 6		10.2	19.3	mA
					f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 4 MHz	f <sub>CLK</sub> = 40 MHz Notes 3, 6		9.9	18.8	mA
				Subsystem clock operation (f <sub>SUB</sub> = f <sub>EXS</sub> )	f <sub>SUB</sub> = 32.768 kHz	f <sub>CLK</sub> = f <sub>SUB</sub> Note 7		7.6	1200	μA
				Low-speed on-chip oscillator clock operation	f <sub>IL</sub> = 15 kHz	f <sub>CLK</sub> = f <sub>IL</sub> Note 8		4.2	1200	μA

- Notes**
1. Total current flowing into V<sub>DD</sub> and EV<sub>DD0</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD0</sub>, V<sub>SS</sub>, or EV<sub>SS0</sub>. However, not including the current flowing into the I/O buffer and on-chip pull-up/pull-down resistors.
  2. Current drawn when all the CPU instructions are executed.
  3. The values below the MAX. column include the peripheral operation current (except for background operation (BGO)). However, the LVD circuit, A/D converter, D/A converter, and comparator are stopped.
  4. When high-speed system clock, subsystem clock, PLL clock, and low-speed on-chip oscillator clock are stopped.
  5. When subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
  6. When subsystem clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
  7. When high-speed system clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator are stopped, and with setting of ADSLP = 1.
  8. When high-speed system clock, subsystem clock, PLL clock, and high-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.

- Remarks**
1. f<sub>MX</sub>: High-speed system clock frequency
  2. f<sub>SUB</sub>: Subsystem clock frequency
  3. f<sub>EXS</sub>: External subsystem clock frequency
  4. f<sub>PLL</sub>: PLL clock frequency
  5. f<sub>IH</sub>: High-speed on-chip oscillator clock frequency
  6. f<sub>IL</sub>: Low-speed on-chip oscillator clock frequency
  7. f<sub>CLK</sub>: CPU/peripheral hardware clock frequency

(T<sub>A</sub> = -40 to +150°C, 2.7 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

(2/2)

Items	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Supply current Notes 1, 3	I <sub>DD2</sub>	HALT mode <sup>Note 2</sup>	High-speed on-chip oscillator clock operation	f <sub>IH</sub> = 80 MHz	f <sub>CLK</sub> = 40 MHz <sup>Note 5</sup>		3.4	13.0	mA
				f <sub>IH</sub> = 40 MHz	f <sub>CLK</sub> = f <sub>IH</sub> <sup>Note 5</sup>		2.8	11.5	mA
				f <sub>IH</sub> = 2 MHz	f <sub>CLK</sub> = f <sub>IH</sub> <sup>Note 5</sup>		0.5	2.5	mA
			Resonator operation	f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = f <sub>MX</sub> <sup>Note 6</sup>		1.5	7.0	mA
				f <sub>MX</sub> = 2 MHz	f <sub>CLK</sub> = f <sub>MX</sub> <sup>Note 6</sup>		0.3	2.5	mA
			Resonator operation (PLL operation) (PLL input clock = f <sub>MX</sub> )	f <sub>PLL</sub> = 80 MHz, f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = 40 MHz <sup>Note 7</sup>		3.2	13.0	mA
				f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = 40 MHz <sup>Note 7</sup>		2.9	11.5	mA
				f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 4 MHz	f <sub>CLK</sub> = 40 MHz <sup>Note 7</sup>		2.6	11.0	mA
			Subsystem clock operation (f <sub>SUB</sub> = f <sub>EXS</sub> )	f <sub>SUB</sub> = 32.768 kHz	f <sub>CLK</sub> = f <sub>SUB</sub> <sup>Note 8</sup>		0.8	730	μA
			Low-speed on-chip oscillator clock operation	f <sub>IL</sub> = 15 kHz	f <sub>CLK</sub> = f <sub>IL</sub> <sup>Note 9</sup>		0.8	730	μA
	I <sub>DD3</sub>	STOP mode <sup>Note 4</sup>	T <sub>A</sub> = +25°C				0.6		μA
			T <sub>A</sub> = +50°C					10	
			T <sub>A</sub> = +70°C					25	
			T <sub>A</sub> = +105°C					115	
			T <sub>A</sub> = +125°C					270	
			T <sub>A</sub> = +150°C					700	
	I <sub>SNOZ</sub>	SNOOZE mode	DTC operation				7.0		mA

**Notes** 1. Total current flowing into V<sub>DD</sub> and E<sub>VDD0</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, E<sub>VDD0</sub>, V<sub>SS</sub>, or E<sub>VSS0</sub>. However, not including the current flowing into the I/O buffer and on-chip pull-up/pull-down resistors.

2. When HALT mode is entered during fetch from the flash memory.

3. The values below the MAX. column include the peripheral operation current and STOP leakage current. However, the watchdog timer, LVD circuit, A/D converter, D/A converter, and comparator are stopped.

4. When high-speed system clock, subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.

5. When high-speed system clock, subsystem clock, PLL clock, and low-speed on-chip oscillator clock are stopped.

6. When subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.

7. When subsystem clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.

8. When high-speed system clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.

9. When high-speed system clock, subsystem clock, PLL clock, and high-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.

**Remarks** 1. f<sub>MX</sub>: High-speed system clock frequency

2. f<sub>SUB</sub>: Subsystem clock frequency

3. f<sub>EXS</sub>: External subsystem clock frequency

4. f<sub>PLL</sub>: PLL clock frequency

5. f<sub>IH</sub>: High-speed on-chip oscillator clock frequency

6. f<sub>IL</sub>: Low-speed on-chip oscillator clock frequency

7. f<sub>CLK</sub>: CPU/peripheral hardware clock frequency



(T<sub>A</sub> = -40 to +150°C, 2.7 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Window watchdog timer operating current	I <sub>WDT</sub> <sup>Notes 1, 2</sup>	f <sub>WDT</sub> = 15 kHz		0.3		μA
A/D converter operating current	I <sub>ADC</sub> <sup>Note 3</sup>	When conversion at maximum speed		1.3	1.7	mA
		When internal reference voltage is selected <sup>Note 5</sup>		75.0		μA
AV <sub>REFP</sub> current	I <sub>ADREF</sub> <sup>Note 7</sup>	AV <sub>REFP</sub> = 5.0 V		65.0		μA
Sample-and-hold circuit operating current	I <sub>ADSH</sub> <sup>Note 8</sup>			0.8	1.2	mA
LVD operating current	I <sub>LVD</sub> <sup>Note 4</sup>			0.08		μA
D/A converter operating current	I <sub>DAC</sub>			0.8	1.5	mA
Comparator operating current	I <sub>CMP</sub>			50.0		μA
BGO operating current	I <sub>BGO</sub> <sup>Note 6</sup>			2.5	12.2	mA

- Notes**
1. When the high-speed on-chip oscillator clock and high-speed system clock are stopped.
  2. Current flowing only to the watchdog timer (including the operation current of the 15 kHz on-chip oscillator). The current value is the sum of I<sub>DD1</sub>, I<sub>DD2</sub>, or I<sub>DD3</sub> and I<sub>WDT</sub> when the watchdog timer operates in STOP mode.
  3. Current flowing only to the A/D converter. The current value is the sum of I<sub>DD1</sub> or I<sub>DD2</sub> and I<sub>ADC</sub> when the A/D converter operates in operation mode or HALT mode.
  4. Current flowing only to the LVD circuit. The current value is the sum of I<sub>DD1</sub>, I<sub>DD2</sub>, or I<sub>DD3</sub> and I<sub>LVD</sub> when the LVD circuit operates in operation mode, HALT mode, or STOP mode.
  5. Operating current that increases when the internal reference voltage is selected. This current flows even when conversion is stopped.
  6. Current increased by the BGO operation. The current value is the sum of I<sub>DD1</sub> or I<sub>DD2</sub> and I<sub>BGO</sub> when the BGO operates in operation mode or HALT mode.
  7. Operating current that increases when the AV<sub>REFP</sub> is selected. This current flows even when conversion is stopped.
  8. Operating current that increases when the sample-and-hold circuit is used. This current flows for each analog input channel.

## (2) RL78/F23

(T<sub>A</sub> = -40 to +150°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

(1/2)

Items	Symbol	Conditions						MIN.	TYP.	MAX.	Unit
Supply current Note 1	I <sub>DD1</sub>	Operating mode	Normal operation Note 2	High-speed on-chip oscillator clock operation	f <sub>IH</sub> = 80 MHz	f <sub>CLK</sub> = 40 MHz Notes 3, 4		9.7	18.0		mA
					f <sub>IH</sub> = 40 MHz	f <sub>CLK</sub> = f <sub>IH</sub> Notes 3, 4		9.0	16.5		mA
					f <sub>IH</sub> = 2 MHz	f <sub>CLK</sub> = f <sub>IH</sub> Notes 3, 4		1.6	3.2		mA
				Resonator operation	f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = f <sub>MX</sub> Notes 3, 5		5.0	9.5		mA
					f <sub>MX</sub> = 2 MHz	f <sub>CLK</sub> = f <sub>MX</sub> Notes 3, 5		1.4	3.0		mA
				Resonator operation (PLL operation) (PLL input clock = f <sub>MX</sub> )	f <sub>PLL</sub> = 80 MHz, f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = 40 MHz Notes 3, 6		9.2	18.0		mA
					f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = 40 MHz Notes 3, 6		9.0	16.5		mA
					f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 4 MHz	f <sub>CLK</sub> = 40 MHz Notes 3, 6		8.6	16.0		mA
				Subsystem clock operation (f <sub>SUB</sub> = f <sub>EXS</sub> )	f <sub>SUB</sub> = 32.768 kHz	f <sub>CLK</sub> = f <sub>SUB</sub> Note 7		6.5	600		μA
				Low-speed on-chip oscillator clock operation	f <sub>IL</sub> = 15 kHz	f <sub>CLK</sub> = f <sub>IL</sub> Note 8		3.3	600		μA

**Notes** 1. Total current flowing into V<sub>DD</sub> and EV<sub>DD0</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD0</sub>, V<sub>SS</sub>, or EV<sub>SS0</sub>. However, not including the current flowing into the I/O buffer and on-chip pull-up/pull-down resistors.

2. Current drawn when all the CPU instructions are executed.

3. The values below the MAX. column include the peripheral operation current (except for background operation (BGO)). However, the LVD circuit and A/D converter are stopped.

4. When high-speed system clock, subsystem clock, PLL clock, and low-speed on-chip oscillator clock are stopped.

5. When subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.

6. When subsystem clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.

7. When high-speed system clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator are stopped, and with setting of ADSLP = 1.

8. When high-speed system clock, subsystem clock, PLL clock, and high-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.

**Remarks** 1. f<sub>MX</sub>: High-speed system clock frequency

2. f<sub>SUB</sub>: Subsystem clock frequency

3. f<sub>EXS</sub>: External subsystem clock frequency

4. f<sub>PLL</sub>: PLL clock frequency

5. f<sub>IH</sub>: High-speed on-chip oscillator clock frequency

6. f<sub>IL</sub>: Low-speed on-chip oscillator clock frequency

7. f<sub>CLK</sub>: CPU/peripheral hardware clock frequency

(T<sub>A</sub> = -40 to +150°C, 2.7 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

(2/2)

Items	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Supply current Notes 1, 3	I <sub>DD2</sub>	HALT mode <sup>Note 2</sup>	High-speed on-chip oscillator clock operation	f <sub>IH</sub> = 80 MHz	f <sub>CLK</sub> = 40 MHz <sup>Note 5</sup>		3.4	12.0	mA
				f <sub>IH</sub> = 40 MHz	f <sub>CLK</sub> = f <sub>IH</sub> <sup>Note 5</sup>		2.8	10.5	mA
				f <sub>IH</sub> = 2 MHz	f <sub>CLK</sub> = f <sub>IH</sub> <sup>Note 5</sup>		0.5	1.9	mA
			Resonator operation	f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = f <sub>MX</sub> <sup>Note 6</sup>		1.5	6.0	mA
				f <sub>MX</sub> = 2 MHz	f <sub>CLK</sub> = f <sub>MX</sub> <sup>Note 6</sup>		0.3	1.9	mA
			Resonator operation (PLL operation) (PLL input clock = f <sub>MX</sub> )	f <sub>PLL</sub> = 80 MHz, f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = 40 MHz <sup>Note 7</sup>		3.1	12.0	mA
				f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = 40 MHz <sup>Note 7</sup>		2.8	10.5	mA
				f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 4 MHz	f <sub>CLK</sub> = 40 MHz <sup>Note 7</sup>		2.5	10.0	mA
			Subsystem clock operation (f <sub>SUB</sub> = f <sub>EXS</sub> )	f <sub>SUB</sub> = 32.768 kHz	f <sub>CLK</sub> = f <sub>SUB</sub> <sup>Note 8</sup>		0.7	320	μA
			Low-speed on-chip oscillator clock operation	f <sub>IL</sub> = 15 kHz	f <sub>CLK</sub> = f <sub>IL</sub> <sup>Note 9</sup>		0.7	320	μA
	I <sub>DD3</sub>	STOP mode <sup>Note 4</sup>	T <sub>A</sub> = +25°C				0.5		μA
			T <sub>A</sub> = +50°C					4.5	
			T <sub>A</sub> = +70°C					9.0	
			T <sub>A</sub> = +105°C					51	
			T <sub>A</sub> = +125°C					110	
			T <sub>A</sub> = +150°C					300	
	I <sub>SNOZ</sub>	SNOOZE mode	DTC operation				6.0		mA

**Notes** 1. Total current flowing into V<sub>DD</sub> and E<sub>VDD0</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, E<sub>VDD0</sub>, V<sub>SS</sub>, or E<sub>VSS0</sub>. However, not including the current flowing into the I/O buffer and on-chip pull-up/pull-down resistors.

2. When HALT mode is entered during fetch from the flash memory.

3. The values below the MAX. column include the peripheral operation current and STOP leakage current. However, the watchdog timer, LVD circuit, and A/D converter are stopped.

4. When high-speed system clock, subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.

5. When high-speed system clock, subsystem clock, PLL clock, and low-speed on-chip oscillator clock are stopped.

6. When subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.

7. When subsystem clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.

8. When high-speed system clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.

9. When high-speed system clock, subsystem clock, PLL clock, and high-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.

**Remarks** 1. f<sub>MX</sub>: High-speed system clock frequency

2. f<sub>SUB</sub>: Subsystem clock frequency

3. f<sub>EXS</sub>: External subsystem clock frequency

4. f<sub>PLL</sub>: PLL clock frequency

5. f<sub>IH</sub>: High-speed on-chip oscillator clock frequency

6. f<sub>IL</sub>: Low-speed on-chip oscillator clock frequency

7. f<sub>CLK</sub>: CPU/peripheral hardware clock frequency

(T<sub>A</sub> = -40 to +150°C, 2.7 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Window watchdog timer operating current	I <sub>WDT</sub> <sup>Notes 1, 2</sup>	f <sub>WDT</sub> = 15 kHz			0.3		μA
A/D converter operating current	I <sub>ADC</sub> <sup>Note 3</sup>	When conversion at maximum speed	AV <sub>REFP</sub> = V <sub>DD</sub> = 5.0 V		1.3	1.7	mA
		When internal reference voltage is selected <sup>Note 5</sup>			75.0		μA
AV <sub>REFP</sub> current	I <sub>ADREF</sub> <sup>Note 7</sup>	AV <sub>REFP</sub> = 5.0 V			65.0		μA
Sample-and-hold circuit operating current	I <sub>ADSH</sub> <sup>Note 8</sup>				0.8	1.2	mA
LVD operating current	I <sub>LVD</sub> <sup>Note 4</sup>				0.08		μA
BGO operating current	I <sub>BGO</sub> <sup>Note 6</sup>				2.5	12.2	mA

- Notes**
1. When the high-speed on-chip oscillator clock and high-speed system clock are stopped.
  2. Current flowing only to the watchdog timer (including the operation current of the 15 kHz on-chip oscillator). The current value is the sum of I<sub>DD1</sub>, I<sub>DD2</sub>, or I<sub>DD3</sub> and I<sub>WDT</sub> when the watchdog timer operates in STOP mode.
  3. Current flowing only to the A/D converter. The current value is the sum of I<sub>DD1</sub> or I<sub>DD2</sub> and I<sub>ADC</sub> when the A/D converter operates in operation mode or HALT mode.
  4. Current flowing only to the LVD circuit. The current value is the sum of I<sub>DD1</sub>, I<sub>DD2</sub>, or I<sub>DD3</sub> and I<sub>LVD</sub> when the LVD circuit operates in operation mode, HALT mode, or STOP mode.
  5. Operating current that increases when the internal reference voltage is selected. This current flows even when conversion is stopped.
  6. Current increased by the BGO operation. The current value is the sum of I<sub>DD1</sub> or I<sub>DD2</sub> and I<sub>BGO</sub> when the BGO operates in operation mode or HALT mode.
  7. Operating current that increases when the AV<sub>REFP</sub> is selected. This current flows even when conversion is stopped.
  8. Operating current that increases when the sample-and-hold circuit is used. This current flows for each analog input channel.

## 5.4 AC Characteristics

### 5.4.1 Basic Operation

(T<sub>A</sub> = -40 to +150°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

(1/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum instruction execution time)	T <sub>CY</sub>	High-speed on-chip oscillator clock operation	0.025		0.5	μs
		High-speed system clock operation	0.05		0.5	μs
		PLL clock operation	0.025		0.5	μs
		Subsystem clock operation	28.5	30.5	34.5	μs
		Low-speed on-chip oscillator clock operation		66.6		μs
		In self programming mode	0.025		0.5	μs
CPU/peripheral hardware clock frequency	f <sub>CLK</sub>		0.025		66.6	μs
External system clock frequency	f <sub>EX</sub>		2.0		20.0	MHz
	f <sub>EXS</sub>		29		35	kHz
External system clock input high-level width, low-level width	t <sub>EXH</sub> , t <sub>EXL</sub>		24			ns
	t <sub>EXHS</sub> , t <sub>EXLS</sub>		13.7			μs
TI00 to TI07, TI10 to TI17 input high-level width, low-level width	t <sub>TIH</sub> , t <sub>TIL</sub>		1/f <sub>MCK</sub> +10			ns
TO00 to TO07, TO10 to TO17, TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1, TRJIO0, TRJO0 output frequency	f <sub>TO</sub>	Normal slew rate, C = 30 pF	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		16	MHz
			2.7 V ≤ EV <sub>DD0</sub> < 4.0 V		8	MHz
		TO01, TO06, TO07, TO11, TO13, TRDIOC0, TRDIOD0, TRDIOD1, TRJO0 only, Special slew rate, C = 30 pF			2	MHz
PCLBUZ0 output frequency	f <sub>PCL</sub>	Normal slew rate C = 30 pF	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		16	MHz
			2.7 V ≤ EV <sub>DD0</sub> < 4.0 V		8	MHz
		Special slew rate C = 30 pF			2	MHz
Timer RJ input cycle	t <sub>c</sub>	TRJIO0	100			ns
Timer RJ input high-level width, low-level width	t <sub>TJH</sub> , t <sub>TJL</sub>	TRJIO0	40			ns
Timer RDe input high-level, low-level width	t <sub>TDIH</sub> , t <sub>TDIL</sub>	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1, TRDCLK0, TRD0RES, TRD1RES	3/f <sub>TRD</sub>			ns
Timer RDe pulse output forced cutoff signal low-level width	t <sub>TDSIL</sub>	P137/INTP0	2 MHz < f <sub>CLK</sub> ≤ 40 MHz	1		μs
			f <sub>CLK</sub> ≤ 2 MHz	1/f <sub>CLK</sub> + 1		μs

**Caution** Excluding the error in oscillation frequency accuracy.

**Remarks** 1. f<sub>MCK</sub>: Timer array unit operation clock frequency

2. f<sub>TRD</sub>: Timer RDe operation clock frequency

(T<sub>A</sub> = -40 to +150°C, 2.7 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)


(2/2)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Interrupt input high-level width, low-level width	t <sub>INTH</sub> , t <sub>INTL</sub>	INTP0 to INTP13 <sup>Note 1</sup>		1			μs
KR0 to KR7 key interrupt input low-level width	t <sub>KR</sub>			250			ns
RESET low-level width	t <sub>RSL</sub>	<sup>Note 1</sup>		10			μs
Port output rise time, port output fall time	t <sub>RO</sub> , t <sub>FO</sub>	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157 (normal slew rate) C = 30 pF	4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V			25	ns
			2.7 V ≤ E <sub>VDD0</sub> < 4.0 V			55	ns
		P10, P12, P14, P30, P120, P140 (special slew rate) C = 30 pF	4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V		25 <sup>Note 2</sup>	60	ns
			2.7 V ≤ E <sub>VDD0</sub> < 4.0 V			100	ns


**Notes** 1. Pins RESET, INTP0 to INTP3, INTP12, and INTP13 have noise filters for transient levels lasting less than 100 ns.

2. T<sub>A</sub> = +25°C, E<sub>VDD0</sub> = 5.0 V

#### AC Timing Test Points




## External System Clock Timing










## TI/TO Timing

TI00 to TI07, TI10 to TI17,  
 TRDIOA0, TRDIOA1, TRDIOB0,  
 TRDIOB1, TRDIOC0, TRDIOC1,  
 TRDIOD0, TRDIOD1, TRDCLK0,  
 TRD0RES, TRD1RES



TO00 to TO07, TO10 to TO17,  
 TRDIOA0, TRDIOA1, TRDIOB0,  
 TRDIOB1, TRDIOC0, TRDIOC1,  
 TRDIOD0, TRDIOD1, TRJIO0,  
 TRJO0



**Interrupt Request Input Timing****Key Interrupt Input Timing****RESET Input Timing****Output Rising and Falling Timing**



## 5.5 Peripheral Functions Characteristics


### 5.5.1 Serial Array Unit

(1) During communication at same potential (UART mode) (dedicated baud rate generator output)


( $T_A = -40$  to  $+150^\circ\text{C}$ ,  $2.7\text{ V} \leq E_{VDD0} = E_{VDD1} = V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = E_{VSS0} = E_{VSS1} = 0\text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate	—				$f_{MCK}/6$	bps
		$f_{CLK} = 40\text{ MHz}$ , $f_{MCK} = f_{CLK}$			6.6	Mbps
					2	Mbps

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



**Caution** Select the normal input buffer for the RXD0 pin and RXD1 pin and normal output mode for the TXD0 pin and TXD1 pin.

**Remark**  $f_{MCK}$ : Serial array unit operation clock frequency

(2) During communication at same potential (CSI mode) (master mode, SCKp ... internal clock output, normal slew rate)

(T<sub>A</sub> = -40 to +150°C, 2.7 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	t <sub>KCY1</sub>		150 <sup>Note 5</sup>			ns
SCKp high-level width, low-level width	t <sub>KH1</sub> , t <sub>KL1</sub>	4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V	t <sub>KCY1</sub> /2 – 12			ns
		2.7 V ≤ E <sub>VDD0</sub> < 4.0 V	t <sub>KCY1</sub> /2 – 18			ns
Slp setup time (to SCKp↑) <sup>Note 1</sup>	t <sub>SIK1</sub>	4.0 V ≤ E <sub>VDD0</sub> ≤ 5.5 V	44			ns
		2.7 V ≤ E <sub>VDD0</sub> < 4.0 V	55			ns
Slp hold time (from SCKp↑) <sup>Note 2</sup>	t <sub>KSH1</sub>		30			ns
Delay time from SCKp↓ to SOp output <sup>Note 3</sup>	t <sub>KSO1</sub>	C = 30 pF <sup>Note 4</sup>			30	ns

**Notes** 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The Slp setup time becomes “to SCKp↓” when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.

2. When DAPmn = 0 and CKPmn = 0 or DAPmn = 1 and CKPmn = 1.

The Slp hold time becomes “from SCKp↓” when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.

3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The delay time to SOp output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

4. C is the load capacitance of the SCKp and SOp output lines.

5. t<sub>KCY1</sub> ≥ 4/f<sub>MCK</sub> must also be satisfied.

<R>

**Caution** Select the normal input buffer for the Slp pin and normal output mode for the SOp pin and SCKp pin.

**Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)

(3) During communication at same potential (CSI mode) (master mode, SCKp ... internal clock output, special slew rate)

(T<sub>A</sub> = -40 to +150°C, 4.0 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	t <sub>KCY1</sub>		500 <sup>Note 5</sup>			ns
SCKp high-level width, low-level width	t <sub>KH1</sub> , t <sub>KL1</sub>		t <sub>KCY1</sub> /2 - 60			ns
Slp setup time (to SCKp↑) <sup>Note 1</sup>	t <sub>SIK1</sub>		120			ns
Slp hold time (from SCKp↑) <sup>Note 2</sup>	t <sub>KSI1</sub>		80			ns
Delay time from SCKp↓ to SOp output <sup>Note 3</sup>	t <sub>KSO1</sub>	C = 30 pF <sup>Note 4</sup>			90	ns

**Notes** 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The Slp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.

2. When DAPmn = 0 and CKPmn = 0 or DAPmn = 1 and CKPmn = 1.

The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.

3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

4. C is the load capacitance of the SCKp and SOp output lines.

5. t<sub>KCY1</sub> ≥ 4/f<sub>MCK</sub> must also be satisfied.

<R>

**Caution** Select the normal input buffer for the Slp pin and normal output mode and special slew rate for the SOp pin and SCKp pin.

**Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)

**(4) During communication at same potential (CSI mode) (slave mode, SCKp ... external clock input, normal slew rate)**

( $T_A = -40$  to  $+150^\circ\text{C}$ ,  $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	$t_{\text{KCY}2}$	$32\text{ MHz} < f_{\text{MCK}}$	$10/f_{\text{MCK}}$			ns
		$f_{\text{MCK}} \leq 32\text{ MHz}$	$8/f_{\text{MCK}}$			ns
SCKp high-level width, low-level width	$t_{\text{KH}2}, t_{\text{KL}2}$		$t_{\text{KCY}2}/2$			ns
Slp setup time (to SCKp $\uparrow$ ) <sup>Note 1</sup>	$t_{\text{SIK}2}$		$1/f_{\text{MCK}} + 20$			ns
Slp hold time (from SCKp $\uparrow$ ) <sup>Note 2</sup>	$t_{\text{KS}2}$		$1/f_{\text{MCK}} + 31$			ns
Delay time from SCKp $\downarrow$ to SOp output <sup>Note 3</sup>	$t_{\text{KS}02}$	$C = 30\text{ pF}$ <sup>Note 4</sup>	$4.0\text{ V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \leq 5.5\text{ V}$		$2/f_{\text{MCK}} + 44$	ns
			$2.7\text{ V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} < 4.0\text{ V}$		$2/f_{\text{MCK}} + 60$	ns
SSIp setup time	$t_{\text{SSI}K}$	DAP = 0	120			ns
		DAP = 1	$1/f_{\text{MCK}} + 120$			ns
SSIp hold time	$t_{\text{KSS}I}$	DAP = 0	$1/f_{\text{MCK}} + 120$			ns
		DAP = 1	120			ns

**Notes** 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The Slp setup time becomes “to SCKp $\downarrow$ ” when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.

2. When DAPmn = 0 and CKPmn = 0 or DAPmn = 1 and CKPmn = 1.

The Slp hold time becomes “from SCKp $\downarrow$ ” when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.

3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The delay time to SOp output becomes “from SCKp $\uparrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

4. C is the load capacitance of the SCKp and SOp output lines.

**Caution** Select the normal input buffer for the Slp, SCKp and SSIp pins and normal output mode for the SOp pin.

**Remarks** 1. p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)

2.  $f_{\text{MCK}}$ : Serial array unit operation clock frequency


**(5) During communication at same potential (CSI mode) (slave mode, SCKp ... external clock input, special slew rate)****(T<sub>A</sub> = -40 to +150°C, 4.0 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	t <sub>KCY2</sub>	20 MHz < f <sub>MCK</sub>	10/f <sub>MCK</sub>			ns
		10 MHz < f <sub>MCK</sub> ≤ 20 MHz	8/f <sub>MCK</sub>			ns
		f <sub>MCK</sub> ≤ 10 MHz	6/f <sub>MCK</sub>			ns
SCKp high-level width, low-level width	t <sub>KH2</sub> , t <sub>KL2</sub>		t <sub>KCY2</sub> /2			ns
Slp setup time (to SCKp↑) <sup>Note 1</sup>	t <sub>SIK2</sub>		1/f <sub>MCK</sub> + 50			ns
Slp hold time (from SCKp↑) <sup>Note 2</sup>	t <sub>KSI2</sub>		1/f <sub>MCK</sub> + 50			ns
Delay time from SCKp↓ to SOp output <sup>Note 3</sup>	t <sub>KSO2</sub>	C = 30 pF <sup>Note 4</sup>			2/f <sub>MCK</sub> + 80	ns
SSlp setup time	t <sub>SSIK</sub>	DAP = 0	120			ns
		DAP = 1	1/f <sub>MCK</sub> + 120			ns
SSlp hold time	t <sub>KSSI</sub>	DAP = 0	1/f <sub>MCK</sub> + 120			ns
		DAP = 1	120			ns


**Notes** 1. When DAP<sub>m</sub>n = 0 and CKP<sub>m</sub>n = 0, or DAP<sub>m</sub>n = 1 and CKP<sub>m</sub>n = 1.The SIp setup time becomes “to SCKp↓” when DAP<sub>m</sub>n = 0 and CKP<sub>m</sub>n = 1 or DAP<sub>m</sub>n = 1 and CKP<sub>m</sub>n = 0.2. When DAP<sub>m</sub>n = 0 and CKP<sub>m</sub>n = 0 or DAP<sub>m</sub>n = 1 and CKP<sub>m</sub>n = 1.The SIp hold time becomes “from SCKp↓” when DAP<sub>m</sub>n = 0 and CKP<sub>m</sub>n = 1 or DAP<sub>m</sub>n = 1 and CKP<sub>m</sub>n = 0.3. When DAP<sub>m</sub>n = 0 and CKP<sub>m</sub>n = 0, or DAP<sub>m</sub>n = 1 and CKP<sub>m</sub>n = 1.The delay time to SOp output becomes “from SCKp↑” when DAP<sub>m</sub>n = 0 and CKP<sub>m</sub>n = 1, or DAP<sub>m</sub>n = 1 and CKP<sub>m</sub>n = 0.

4. C is the load capacitance of the SCKp and SOp output lines.

**Caution** Select the normal input buffer for the SIp, SCKp and SSlp pins and normal output mode and special slew rate for the SOp pin.**Remarks** 1. p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)2. f<sub>MCK</sub>: Serial array unit operation clock frequency


**CSI mode connection diagram (during communication at same potential)**

**CSI mode serial transfer timing (during communication at same potential)**  
 (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1)



**Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)



**CSI mode serial transfer timing (during communication at same potential)**  
**(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0)**



**Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)

**(6) During communication at same potential (simplified I<sup>2</sup>C mode)****(SDAr: N-ch open-drain output (EV<sub>DD</sub> tolerance) mode, SCLr: normal output mode)****(T<sub>A</sub> = -40 to +150°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCLr clock frequency	f <sub>SCL</sub>				1000 <sup>Note</sup>	kHz
Hold time when SCLr = "L"	t <sub>LOW</sub>		475			ns
Hold time when SCLr = "H"	t <sub>HIGH</sub>		475			ns
Data setup time (reception)	t <sub>SU:DAT</sub>		1/f <sub>MCK</sub> + 85			ns
Data hold time (transmission)	t <sub>HD:DAT</sub>	C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ	0		305	ns

**Note** f<sub>CLK</sub> ≤ f<sub>MCK</sub>/4 must also be satisfied.**Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)****Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)**

**Caution** Select the normal input buffer and N-ch open-drain output mode for the SDAr pin and normal output mode for the SCLr pin.

**Remarks**

1. R<sub>b</sub> [Ω]: Communication line (SDAr) pull-up resistance, C<sub>b</sub> [F]: Communication line (SCLr, SDAr) load capacitance
2. r: IICr (r = 00, 01, 10, 11)
3. f<sub>MCK</sub>: Serial array unit operation clock frequency




(7) During communication at same potential (simplified I<sup>2</sup>C mode) (SDAr and SCLr: N-ch open-drain output (EV<sub>DD</sub> tolerance) mode)

(T<sub>A</sub> = -40 to +150°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCLr clock frequency	f <sub>SCL</sub>			400 <sup>Note</sup>	kHz
Hold time when SCLr = "L"	t <sub>LOW</sub>	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 1.7 kΩ	1300		ns
		2.7 V ≤ V <sub>DD</sub> < 4.0 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.7 kΩ			
Hold time when SCLr = "H"	t <sub>HIGH</sub>	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 1.7 kΩ	600		ns
		2.7 V ≤ V <sub>DD</sub> < 4.0 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.7 kΩ			
Data setup time (reception)	t <sub>SU:DAT</sub>	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 1.7 kΩ	1/f <sub>MCK</sub> + 120		ns
		2.7 V ≤ V <sub>DD</sub> < 4.0 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.7 kΩ	1/f <sub>MCK</sub> + 270		ns
Data hold time (transmission)	t <sub>HD:DAT</sub>	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 1.7 kΩ	0	300	ns
		2.7 V ≤ V <sub>DD</sub> < 4.0 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 2.7 kΩ			

**Note** f<sub>CLK</sub> ≤ f<sub>MCK</sub>/4 must also be satisfied.


Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)



**Caution** Select the normal input buffer and N-ch open-drain output mode for the SDAr pin and SCLr pin.

**Remarks**


1. R<sub>b</sub> [Ω]: Communication line (SDAr, SCLr) pull-up resistance, C<sub>b</sub> [F]: Communication line (SDAr, SCLr) load capacitance, V<sub>b</sub> [V]: Communication line voltage
2. r: IICr (r = 00, 01, 10, 11)
3. f<sub>MCK</sub>: Serial array unit operation clock frequency


Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)

**Remark** r: IICr (r = 00, 01, 10, 11)

**(8) Communication at different potential (UART mode) (TXD output buffer: N-ch open-drain, RXD input buffer: TTL)****(T<sub>A</sub> = -40 to +150°C, 4.0 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)**

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Transfer rate	—	Reception	2.7 V ≤ V <sub>b</sub> ≤ EV <sub>DD0</sub> , V <sub>IH</sub> = 2.2 V, V <sub>IL</sub> = 0.8 V			f <sub>MCK</sub> /6	bps
			Theoretical value of the maximum transfer rate <sup>Note</sup> (C <sub>b</sub> = 30 pF)			4.0	Mbps
		Transmission	2.7 V ≤ V <sub>b</sub> ≤ EV <sub>DD0</sub> , V <sub>OH</sub> = 2.2 V, V <sub>OL</sub> = 0.8 V			Smaller number of the values given by f <sub>MCK</sub> /6 and expression 1 is applicable.	bps
			Theoretical value of the maximum transfer rate <sup>Note</sup> (C <sub>b</sub> = 30 pF) Normal slew rate			4.0	Mbps

**Note** Expression 1: Maximum transfer rate = 1 / [{-C<sub>b</sub> × R<sub>b</sub> × ln (1 - 2.2/V<sub>b</sub>)} × 3]**UART mode connection diagram (during communication at different potential)**

**UART mode bit width (during communication at different potential) (reference)**

**Caution** Select the TTL input buffer for the RXD0 pin and RXD1 pin and N-ch open-drain output mode for the TXD0 pin and TXD1 pin.

**Remarks**

1.  $R_b$  [ $\Omega$ ]: Communication line (TXD) pull-up resistance,  $C_b$  [F]: Communication line (TXD) load capacitance,  $V_b$  [V]: Communication line voltage
2.  $f_{MCK}$ : Serial array unit operation clock frequency

(9) During communication at different potential (3-V supply system) (CSI mode) (master mode, SCKp ... internal clock output, normal slew rate)

( $T_A = -40$  to  $+150^\circ\text{C}$ ,  $4.0\text{ V} \leq E_{VDD0} = E_{VDD1} = V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = E_{VSS0} = E_{VSS1} = 0\text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	$t_{KCY1}$	$2.7\text{ V} \leq V_b \leq E_{VDD0}$ , $C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$	400 <sup>Note 3</sup>			ns
SCKp high-level width	$t_{KH1}$	$2.7\text{ V} \leq V_b \leq E_{VDD0}$ , $C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$	$t_{KCY1}/2 - 75$			ns
SCKp low-level width	$t_{KL1}$	$2.7\text{ V} \leq V_b \leq E_{VDD0}$ , $C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$	$t_{KCY1}/2 - 20$			ns
Slp setup time (to SCKp $\uparrow$ ) <sup>Note 1</sup>	$t_{SIK1}$	$2.7\text{ V} \leq V_b \leq E_{VDD0}$ , $C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$	150			ns
Slp setup time (to SCKp $\downarrow$ ) <sup>Note 2</sup>	$t_{SIK1}$	$2.7\text{ V} \leq V_b \leq E_{VDD0}$ , $C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$	70			ns
Slp hold time (from SCKp $\uparrow$ ) <sup>Note 1</sup>	$t_{KSI1}$	$2.7\text{ V} \leq V_b \leq E_{VDD0}$ , $C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$	30			ns
Slp hold time (from SCKp $\downarrow$ ) <sup>Note 2</sup>	$t_{KSI1}$	$2.7\text{ V} \leq V_b \leq E_{VDD0}$ , $C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$	30			ns
Delay time from SCKp $\downarrow$ to SOp output <sup>Note1</sup>	$t_{KSO1}$	$2.7\text{ V} \leq V_b \leq E_{VDD0}$ , $C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$			120	ns
Delay time from SCKp $\uparrow$ to SOp output <sup>Note2</sup>	$t_{KSO1}$	$2.7\text{ V} \leq V_b \leq E_{VDD0}$ , $C_b = 30\text{ pF}$ , $R_b = 1.4\text{ k}\Omega$			40	ns


**Notes** 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

3.  $t_{KCY1} \geq 4/f_{MCK}$  must also be satisfied.

<R>

CSI mode connection diagram (during communication at different potential)



**Caution** Select the TTL input buffer for the Slp pin and N-ch open-drain output mode for the SOp pin and SCKp pin.


**Remarks** 1.  $R_b$  [ $\Omega$ ]: Communication line (SCKp, SOp) pull-up resistance,  $C_b$  [F]: Communication line (SO, SCKp) load capacitance,  $V_b$  [V]: Communication line voltage

2. p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)


3. AC characteristics of the serial array unit during communication at different potential in CSI mode are measured with the  $V_{IH}$  and  $V_{IL}$  below:

When  $4.0\text{ V} \leq E_{VDD0} \leq 5.5\text{ V}$ ,  $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ :  $V_{IH} = 2.2\text{ V}$ ,  $V_{IL} = 0.8\text{ V}$

**CSI mode serial transfer timing (master mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1)**



**CSI mode serial transfer timing (master mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0)**



**Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)

**(10) During communication at different potential (3-V supply system) (CSI mode) (slave mode, SCKp ... external clock input, normal slew rate)**

( $T_A = -40$  to  $+150^\circ\text{C}$ ,  $4.0\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	$t_{\text{KCY}2}$	$2.7\text{ V} \leq \text{V}_b \leq \text{V}_{\text{DD}}$	$32\text{ MHz} < f_{\text{MCK}}$	$20/f_{\text{MCK}}$		ns
			$24\text{ MHz} < f_{\text{MCK}} \leq 32\text{ MHz}$	$16/f_{\text{MCK}}$		ns
			$20\text{ MHz} < f_{\text{MCK}} \leq 24\text{ MHz}$	$12/f_{\text{MCK}}$		ns
			$8\text{ MHz} < f_{\text{MCK}} \leq 20\text{ MHz}$	$10/f_{\text{MCK}}$		ns
			$4\text{ MHz} < f_{\text{MCK}} \leq 8\text{ MHz}$	$8/f_{\text{MCK}}$		ns
			$f_{\text{MCK}} \leq 4\text{ MHz}$	$6/f_{\text{MCK}}$		ns
SCKp high-level width, low-level width	$t_{\text{KH}2}$ , $t_{\text{KL}2}$	$2.7\text{ V} \leq \text{V}_b \leq \text{V}_{\text{DD}}$	$t_{\text{KCY}2}/2 - 20$			ns
Slp setup time (to SCKp $\uparrow$ ) <sup>Note 1</sup>	$t_{\text{SIK}2}$		90			ns
Slp hold time (from SCKp $\uparrow$ ) <sup>Note 2</sup>	$t_{\text{KSI}2}$		$1/f_{\text{MCK}} + 50$			ns
Delay time from SCKp $\downarrow$ to SOp output <sup>Note 3</sup>	$t_{\text{KSO}2}$	$2.7\text{ V} \leq \text{V}_b \leq \text{V}_{\text{DD}}$ , $\text{C}_b = 30\text{ pF}$ , $\text{R}_b = 1.4\text{ k}\Omega$			$2/f_{\text{MCK}} + 120$	ns
SSlp setup time	$t_{\text{SSIK}}$	DAP = 0	120			ns
		DAP = 1	$1/f_{\text{MCK}} + 120$			ns
SSlp hold time	$t_{\text{KSSI}}$	DAP = 0	$1/f_{\text{MCK}} + 120$			ns
		DAP = 1	120			ns

**Notes** 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.


The Slp setup time becomes “to SCKp $\downarrow$ ” when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.

2. When DAPmn = 0 and CKPmn = 0 or DAPmn = 1 and CKPmn = 1.

The Slp hold time becomes “from SCKp $\downarrow$ ” when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.

3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The delay time to SOp output becomes “from SCKp $\uparrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.


**CSI mode connection diagram (during communication at different potential)**

**Caution** Select the TTL input buffer for the Slp, SCKp and SSIp pins and N-ch open-drain output mode for the SOp pin.


- Remarks**
1.  $R_b$  [ $\Omega$ ]: Communication line (SOp) pull-up resistance,  $C_b$  [F]: Communication line (SOp) load capacitance,  $V_b$  [V]: Communication line voltage
  2. p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)
  3. AC characteristics of the serial array unit during communication at different potential in CSI mode are measured with the  $V_{IH}$  and  $V_{IL}$  below:  
When  $4.0\text{ V} \leq E_{VDD0} \leq 5.5\text{ V}$ ,  $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$ :  $V_{IH} = 2.2\text{ V}$ ,  $V_{IL} = 0.8\text{ V}$



**CSI mode serial transfer timing (slave mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1)**



**CSI mode serial transfer timing (slave mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0)**



**Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)


- (11) During communication at different potential (3-V supply system) (simplified I<sup>2</sup>C mode)  
 (SDAr: TTL input buffer mode or N-ch open-drain output (EV<sub>DD</sub> tolerance) mode, SCLr: N-ch open-drain output (EV<sub>DD</sub> tolerance) mode)

(T<sub>A</sub> = -40 to +150°C, 4.0 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)


Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCLr clock frequency	f <sub>SCL</sub>	2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 1.4 kΩ		400 <sup>Note</sup>	kHz
Hold time when SCLr = "L"	t <sub>LOW</sub>	2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 1.4 kΩ	1200		ns
Hold time when SCLr = "H"	t <sub>HIGH</sub>	2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 1.4 kΩ	600		ns
Data setup time (reception)	t <sub>SU:DAT</sub>	2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 1.4 kΩ	135 + 1/f <sub>MCK</sub>		ns
Data hold time (transmission)	t <sub>HD:DAT</sub>	2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 1.4 kΩ	0	140	ns

**Note** f<sub>SCL</sub> ≤ f<sub>MCK</sub>/4 must also be satisfied.

Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)



Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)



**Caution** Select the TTL input buffer and the N-ch open-drain output mode for the SDAr pin and N-ch open-drain output mode for the SCLr pin.

**Remarks**

1. R<sub>b</sub> [Ω]: Communication line (SDAr, SCLr) pull-up resistance, C<sub>b</sub> [F]: Communication line (SDAr, SCLr) load capacitance, V<sub>b</sub> [V]: Communication line voltage
2. f<sub>MCK</sub>: Serial array unit operation clock frequency

## 5.5.2 Serial Interface IICA

(T<sub>A</sub> = -40 to +150°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions	Normal Mode		Fast Mode		Fast Mode Plus		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<R> SCLA0 clock frequency	f <sub>SCL</sub>	Fast mode plus: 10 MHz ≤ f <sub>MCK</sub>					0	1000	kHz
		Fast mode: 3.5 MHz ≤ f <sub>MCK</sub>			0	400			kHz
		Normal mode: 1 MHz ≤ f <sub>MCK</sub>	0	100					kHz
Setup time of restart condition <sup>Note 1</sup>	t <sub>SU:STA</sub>		4.7		0.6		0.26		μs
Hold time	t <sub>HD:STA</sub>		4.0		0.6		0.26		μs
Hold time when SCLA0 = "L"	t <sub>LOW</sub>		4.7		1.3		0.5		μs
Hold time when SCLA0 = "H"	t <sub>HIGH</sub>		4.0		0.6		0.26		μs
Data setup time (reception)	t <sub>SU:DAT</sub>		250		100		50		ns
Data hold time (transmission) <sup>Note 2</sup>	t <sub>HD:DAT</sub>		0	3.45	0	0.9	0		μs
Setup time of stop condition	t <sub>SU:STO</sub>		4.0		0.6		0.26		μs
Bus-free time	t <sub>BUF</sub>		4.7		1.3		0.5		μs

**Notes** 1. The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of t<sub>HD:DAT</sub> is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.


**Remark** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: C<sub>b</sub> = 400 pF, R<sub>b</sub> = 2.7 kΩ

Fast mode: C<sub>b</sub> = 320 pF, R<sub>b</sub> = 1.1 kΩ

Fast mode plus: C<sub>b</sub> = 120 pF, R<sub>b</sub> = 1.1 kΩ

IICA serial transfer timing



### 5.5.3 On-chip Debug (UART)

( $T_A = -40$  to  $+150^\circ\text{C}$ ,  $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate	—		115.2 k		1 M	bps

### 5.5.4 LIN/UART Module (RLIN3) UART Mode

( $T_A = -40$  to  $+150^\circ\text{C}$ ,  $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$ )

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Transfer rate	—	Operation mode, HALT mode	LIN communication clock source ( $f_{\text{CLK}}$ or $f_{\text{MX}}$ ): 4 to 40 MHz			4000	kbps
		SNOOZE mode	LIN communication clock source ( $f_{\text{CLK}}$ ): 2 to 40 MHz			9.6	


### 5.5.5 CAN-FD Communication Interface (RS-CANFD lite) Timing

( $T_A = -40$  to  $+150^\circ\text{C}$ ,  $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$ )

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Transfer rate	—	Classical CAN mode				1	Mbps
		CAN-FD mode	Data bit rate			5	Mbps
		CAN-FD mode	Nominal bit rate			1	Mbps
Internal delay time <sup>Note</sup>	$t_{\text{NODE}}$					50	ns

**Note**  $t_{\text{NODE}} = \text{Internal input delay time } (t_{\text{INPUT}}) + \text{Internal output delay time } (t_{\text{OUTPUT}})$

Image of Internal delay



## 5.6 Analog Characteristics

### 5.6.1 A/D Converter Characteristics

Classification of A/D converter characteristics

Reference Input channel	Reference voltage (+) = $AV_{REFP}$ Reference voltage (-) = $AV_{REFM}$	Reference voltage (+) = $V_{DD}$ Reference voltage (-) = $V_{SS}$
ANI0 to ANI5, ANI8 to ANI30	5.6.1 (1)	5.6.1 (2)
ANI6, ANI7	—	5.6.1 (2)
Internal reference voltage (+)	5.6.1 (1)	5.6.1 (2)

(1) When Reference voltage (+) =  $AV_{REFP}$ , Reference voltage (-) =  $AV_{REFM} = 0\text{ V}$ ,  
target ANI pin: ANI0 to ANI5, ANI8 to ANI30, Internal reference voltage (+)

( $T_A = -40$  to  $+150^\circ\text{C}$ ,  $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$ , Reference voltage (+) =  $AV_{REFP}$ ,  
Reference voltage (-) =  $AV_{REFM} = 0\text{ V}$ ) (1/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES				12	bit
Overall error <sup>Note 1</sup>	ABS	ANI0 to ANI5, ANI8 to ANI23 <sup>Note 2</sup> , [ $4.5\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$ ]			$\pm 5.0$	LSB
		ANI0 to ANI5, ANI8 to ANI23 <sup>Note 2</sup> , [ $2.7\text{ V} \leq AV_{REFP} = V_{DD} < 4.5\text{ V}$ ]			$\pm 5.0$	LSB
		ANI1, ANI2 <sup>Note 3</sup> , [ $4.5\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$ ], [ $0.25\text{ V} \leq V_{AIN} \leq V_{DD} - 0.25\text{ V}$ ]			$\pm 6.0$	LSB
		ANI1, ANI2 <sup>Note 3</sup> , [ $2.7\text{ V} \leq AV_{REFP} = V_{DD} < 4.5\text{ V}$ ], [ $0.25\text{ V} \leq V_{AIN} \leq V_{DD} - 0.25\text{ V}$ ]			$\pm 8.0$	LSB
		ANI24 to ANI30, [ $4.5\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$ ]			$\pm 11.0$	LSB
		ANI24 to ANI30, [ $2.7\text{ V} \leq AV_{REFP} = V_{DD} < 4.5\text{ V}$ ]			$\pm 13.0$	LSB
Integral linearity error <sup>Note 1</sup>	INL	ANI0 to ANI5, ANI8 to ANI23, [ $AV_{REFP} = V_{DD}$ ]			$\pm 3.0$	LSB
		ANI24 to ANI30, [ $AV_{REFP} = V_{DD}$ ]			$\pm 7.0$	LSB
Differential linearity error <sup>Note 1</sup>	DNL	ANI0 to ANI5, ANI8 to ANI23, [ $AV_{REFP} = V_{DD}$ ]			$\pm 1.5$	LSB
		ANI24 to ANI30, [ $AV_{REFP} = V_{DD}$ ]			$\pm 3.5$	LSB
Zero-scale error <sup>Note 1</sup>	ZSE	ANI0 to ANI5, ANI8 to ANI23 <sup>Note 2</sup> , [ $AV_{REFP} = V_{DD}$ ]			$\pm 4.5$	LSB
		ANI24 to ANI30, [ $AV_{REFP} = V_{DD}$ ]			$\pm 8.5$	LSB
Full-scale error <sup>Note 1</sup>	FSE	ANI0 to ANI5, ANI8 to ANI23 <sup>Note 2</sup> , [ $AV_{REFP} = V_{DD}$ ]			$\pm 4.5$	LSB
		ANI24 to ANI30, [ $AV_{REFP} = V_{DD}$ ]			$\pm 8.5$	LSB

(Notes are at the end of this table.)

(2/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Reference voltage (+)	$AV_{REFP}$		2.7		$V_{DD}$	V
Analog input voltage	$V_{AIN}$	ANI0 to ANI5, ANI8 to ANI30	0		$AV_{REFP}$	V
Internal reference voltage (+)	$V_{BGR}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	1.38	1.45	1.5	V
Analog input slew rate	SR				0.4	V/ $\mu$ s
Operation clock	$f_{AD}$		2		40	MHz
Conversion time <sup>Note 4</sup> (per 1 channel)	$t_{CONV}$	ADCLK = 40MHz, input impedance $\leq 0.5\text{ k}\Omega$				
		ANI0 to ANI5, ANI8 to ANI15 <sup>Note 2</sup>	1.125			$\mu$ s
		ANI16 to ANI30	1.8			$\mu$ s
		ANI1, ANI2 <sup>Note 3</sup>	2.1			$\mu$ s

**Notes** 1. Excludes quantization error ( $\pm 1/2$  LSB).

2. In case that dedicated sample & hold circuit is not used.

3. In case that dedicated sample & hold circuit is used.

4. The A/D conversion processing time ( $t_{CONV}$ ) consists of sampling time and time for conversion by successive approximation.

(2) When Reference voltage (+) =  $V_{DD}$ , Reference voltage (-) =  $V_{SS}$ ,  
target ANI pin: ANI0 to ANI30, Internal reference voltage (+).

( $T_A = -40$  to  $+150^\circ\text{C}$ ,  $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$ , Reference voltage (+) =  $V_{DD}$ ,  
Reference voltage (-) =  $V_{SS}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES				12	bit
Overall error <sup>Note 1</sup>	ABS	ANI0 to ANI23 <sup>Note 2</sup> , [ $4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ]			$\pm 13.0$	LSB
		ANI0 to ANI23 <sup>Note 2</sup> , [ $2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$ ]			$\pm 15.0$	LSB
		ANI1, ANI2 <sup>Note 3</sup> , [ $4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ], [ $0.25\text{ V} \leq V_{AIN} \leq V_{DD} - 0.25\text{ V}$ ]			$\pm 14.0$	LSB
		ANI1, ANI2 <sup>Note 3</sup> , [ $2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$ ], [ $0.25\text{ V} \leq V_{AIN} \leq V_{DD} - 0.25\text{ V}$ ]			$\pm 16.0$	LSB
		ANI24 to ANI30, [ $4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ]			$\pm 19.0$	LSB
		ANI24 to ANI30, [ $2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$ ]			$\pm 21.0$	LSB
Integral linearity error <sup>Note 1</sup>	INL	ANI0 to ANI23			$\pm 7.0$	LSB
		ANI24 to ANI30			$\pm 9.0$	LSB
Differential linearity error <sup>Note 1</sup>	DNL	ANI0 to ANI23			$\pm 3.5$	LSB
		ANI24 to ANI30			$\pm 5.5$	LSB
Zero-scale error <sup>Note 1</sup>	ZSE	ANI0 to ANI23 <sup>Note 2</sup>			$\pm 14.5$	LSB
		ANI24 to ANI30			$\pm 18.5$	LSB
Full-scale error <sup>Note 1</sup>	FSE	ANI0 to ANI23 <sup>Note 2</sup>			$\pm 14.5$	LSB
		ANI24 to ANI30			$\pm 18.5$	LSB
Analog input voltage	$V_{AIN}$	ANI0 to ANI30	0		$V_{DD}$	V
Internal reference voltage (+)	$V_{BGR}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	1.38	1.45	1.5	V
Analog input slew rate	SR				0.4	V/ $\mu\text{s}$
Operation clock	$f_{AD}$		2		40	MHz
Conversion time <sup>Note 4</sup> (per 1 channel)	$t_{CONV}$	ADCLK = 40 MHz, input impedance $\leq 0.5\text{ k}\Omega$				
		ANI0 to ANI15 <sup>Note 2</sup>	1.125			$\mu\text{s}$
		ANI16 to ANI30	1.8			$\mu\text{s}$
		ANI1, ANI2 <sup>Note 3</sup>	2.1			$\mu\text{s}$

**Notes** 1. Excludes quantization error ( $\pm 1/2$  LSB).

2. In case that dedicated sample & hold circuit is not used.

3. In case that dedicated sample & hold circuit is used.

4. The A/D conversion processing time ( $t_{CONV}$ ) consists of sampling time and time for conversion by successive approximation.

## 5.6.2 D/A Converter Characteristics

(T<sub>A</sub> = -40 to +150°C, 2.7 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES					8	bit
Overall error	AINL	R <sub>load</sub> = 4 MΩ	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V			-2.5/+3.0	LSB
		R <sub>load</sub> = 8 MΩ	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V			-2.5/+3.0	LSB
Settling time	t <sub>SET</sub>	C <sub>load</sub> = 20 pF	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V			3	μs

## 5.6.3 Comparator Characteristics

(T<sub>A</sub> = -40 to +150°C, 2.7 V ≤ E<sub>VDD0</sub> = E<sub>VDD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input offset voltage	V <sub>IOCOMP</sub>			±5	±90	mV
Input voltage range	V <sub>ICMP</sub>		0		V <sub>DD</sub>	V
Response time	t <sub>CR</sub> , t <sub>CF</sub>	Input amplitude ±100 mV		70	700	ns
Stabilization wait time during input channel switching <sup>Note 1</sup>	t <sub>WAIT</sub>	Input amplitude ±100 mV	800			ns
Operation stabilization wait time <sup>Note 2</sup>	t <sub>CMP</sub>	3.3 V ≤ V <sub>DD</sub> ≤ 5.5 V	1			μs
		2.7 V ≤ V <sub>DD</sub> < 3.3 V	3			μs


- Notes**
1. Period of time from when the comparator input channel is switched until the comparator is switched to output.
  2. Period of time from when the comparator operation is enabled (HCMPON bit in CMPCTL is set to 1) until the comparator satisfies the DC/AC characteristics.

## 5.6.4 POR Circuit Characteristics

(T<sub>A</sub> = -40 to +150°C, V<sub>SS</sub> = E<sub>VSS0</sub> = E<sub>VSS1</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage <sup>Note 1</sup>	V <sub>POR</sub>	Power supply rise time	1.48	1.56	1.73	V
	V <sub>PDR</sub>	Power supply fall time	1.47	1.55	1.71	V
Minimum pulse width <sup>Note 2</sup>	T <sub>PW</sub>		300			μs
Detection delay time	T <sub>PD</sub>				350	μs

- Notes**
1. This indicates the POR circuit characteristics, and normal operation is not guaranteed under the condition of less than lower limit operation voltage (2.7 V).
  2. Minimum time required for a POR reset when V<sub>DD</sub> exceeds below V<sub>PDR</sub>.





## 5.6.5 LVD Circuit Characteristics

## (1) LVD detection voltage of interrupt mode or reset mode

(T<sub>A</sub> = -40 to +150°C, V<sub>PDR</sub> ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	Supply voltage level	V <sub>LVD0</sub>	Power supply rise time	4.62	4.74	5.25	V
			Power supply fall time	4.52	4.64	5.11	V
		V <sub>LVD1</sub>	Power supply rise time	4.50	4.62	5.12	V
			Power supply fall time	4.40	4.52	4.98	V
		V <sub>LVD2</sub>	Power supply rise time	4.30	4.42	4.92	V
			Power supply fall time	4.21	4.32	4.76	V
		V <sub>LVD3</sub>	Power supply rise time	3.13	3.22	3.66	V
			Power supply fall time	3.07	3.15	3.52	V
		V <sub>LVD4</sub>	Power supply rise time	2.95	3.02	3.44	V
			Power supply fall time	2.89	2.96	3.31	V
		V <sub>LVD5</sub>	Power supply rise time	2.74	2.81	3.22	V
			Power supply fall time	2.68 <sup>Note</sup>	2.75	3.06	V
Minimum pulse width		t <sub>LW</sub>		300			μs
Detection delay time		t <sub>LD</sub>				300	μs

**Note** The minimum value exceeds below the lower limit operation voltage (2.7 V), however, in reset mode, normal operation (same behavior when V<sub>DD</sub> = 2.7 V) is possible until a reset is effected at the power supply falling time.

## (2) LVD detection voltage of interrupt &amp; reset mode

(T<sub>A</sub> = -40 to +150°C, V<sub>PDR</sub> ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Interrupt and reset mode	V <sub>LVD5</sub>	VPOC2, VPOC1, VPOC0 = 0, 0, 1 <sup>Note 1</sup> , falling reset voltage: 2.75 V	2.68 <sup>Note 2</sup>	2.75	3.06	V
	V <sub>LVD2</sub>	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	4.30	4.42	V
			Falling interrupt voltage	4.21	4.32	V
	V <sub>LVD5</sub>	VPOC2, VPOC1, VPOC0 = 0, 1, 0 <sup>Note 1</sup> , falling reset voltage: 2.75 V	2.68 <sup>Note 2</sup>	2.75	3.06	V
	V <sub>LVD1</sub>	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	4.50	4.62	V
			Falling interrupt voltage	4.40	4.52	V
	V <sub>LVD5</sub>	VPOC2, VPOC1, VPOC0 = 0, 1, 1 <sup>Note 1</sup> , falling reset voltage: 2.75 V	2.68 <sup>Note 2</sup>	2.75	3.06	V
	V <sub>LVD3</sub>	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	3.13	3.22	V
			Falling interrupt voltage	3.07	3.15	V
	V <sub>LVD0</sub>	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	4.62	4.74	V
			Falling interrupt voltage	4.52	4.64	V

**Notes** 1. These values indicate setting values of option bytes.

2. The minimum value exceeds below the lower limit operation voltage (2.7 V), however, in reset mode, normal operation (same behavior when V<sub>DD</sub> = 2.7 V) is possible until a reset is effected at the power supply falling time.

## 5.7 Power Supply Voltage Rising Time

( $T_A = -40$  to  $+150^\circ\text{C}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Maximum power supply voltage rising slope	$S_{Vmax}$	$0\text{ V} \rightarrow V_{DD}$ ( $V_{POC2} = 0$ or $1$ <sup>Note 2</sup> )			50 <sup>Note 3</sup>	V/ms
Minimum power supply voltage rising slope <sup>Note 1</sup>	$S_{Vmin}$	$0\text{ V} \rightarrow 2.7\text{ V}$	6.5			V/ms

**Notes** 1. The minimum power supply voltage rising slope is applied only under the following condition.

When the voltage detection (LVD) circuit is not used ( $V_{POC2} = 1$ ) and an external reset circuit is not used or when a reset is not effected until  $V_{DD} = 2.7\text{ V}$ .

2. These values indicate setting values of option bytes.

3. If the power supply drops below  $V_{PDR}$  and a POR reset is effected, this specification is also applied when the power supply is recovered without dropping to  $0\text{ V}$ .

## 5.8 Regulator Output Voltage Characteristics

( $T_A = -40$  to  $+150^\circ\text{C}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
REGC output voltage <sup>Note</sup>	$V_{OREGC}$	$C = 0.47$ to $1\text{ }\mu\text{F}$	2.0	2.1	2.2	V

**Note** Other than the following conditions are applicable.


- In STOP mode.
- When the high-speed system clock ( $f_{MX}$ ), the high-speed on-chip oscillator clock ( $f_{IH}$ ), and PLL clock ( $f_{PLL}$ ) are stopped during CPU operation with the subsystem/low-speed on-chip oscillator clock select clock ( $f_{SL}$ ).
- When the high-speed system clock ( $f_{MX}$ ), the high-speed on-chip oscillator clock ( $f_{IH}$ ), and PLL clock ( $f_{PLL}$ ) are stopped during the HALT mode when the CPU operation with the subsystem/low-speed on-chip oscillator clock select ( $f_{SL}$ ) has been set.

## 5.9 RAM Data Retention Characteristics

( $T_A = -40$  to  $+150^\circ\text{C}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	$V_{DDDR}$		1.47 <sup>Note</sup>		5.5	V

**Note** This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



### 5.10 Flash Memory Programming Characteristics

( $T_A = -40$  to  $+150^\circ\text{C}$ ,  $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
System clock frequency	fCLK		2		40	MHz
Number of code flash rewrites <sup>Notes 1, 2, 3</sup>	Cerwr	Retained for 20 years T <sub>A</sub> = +85°C <sup>Note 4</sup>	1,000			Times
Number of data flash rewrites <sup>Notes 1, 2, 3</sup>		Retained for 20 years T <sub>A</sub> = +85°C <sup>Note 4</sup>	10,000			
		Retained for 5 years T <sub>A</sub> = +85°C <sup>Note 4</sup>	100,000			
Erase time	Terasa	Block erase	5			ms
Write time	Twrwa	1 word write	10			μs

- Notes**
- 1 erase + 1 write after the erase is regarded as 1 rewrite. The starting point of the retaining years are after the erase.
  2. When using flash memory programmer and Renesas Electronics self programming code.
  3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.
  4. The average temperature for data retention.

#### (1) Code flash memory processing time

( $T_A = -40$  to  $+150^\circ\text{C}$ ,  $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$ )

Item	Conditions	fCLK = 2 MHz		fCLK = 4 MHz		fCLK = 8 MHz		fCLK = 16 MHz		Unit
		TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	
Programming time	4 bytes	74.0	690.0	61.0	580.0	56.0	530.0	54.0	510.0	μs
Erasure time	1 KB	6.9	245.0	6.1	230.0	5.8	225.0	5.6	220.0	ms
Blank checking time	4 bytes	–	29.0	–	22.0	–	19.0	–	17.0	μs
	1 KB	–	800.0	–	405.0	–	245.0	–	145.0	μs
Internal verify time	4 bytes	–	350.0	–	175.0	–	90.0	–	45.0	μs
	1 KB	–	19.0	–	9.5	–	5.0	–	2.5	ms

Item	Conditions	fCLK = 20 MHz		fCLK = 32 MHz		fCLK = 40 MHz		Unit
		TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	
Programming time	4 bytes	54.0	510.0	53.0	500.0	53.0	500.0	μs
Erasure time	1 KB	5.6	220.0	5.5	220.0	5.5	220.0	ms
Blank checking time	4 bytes	–	17.0	–	16.0	–	16.0	μs
	1 KB	–	145.0	–	135.0	–	135.0	μs
Internal verify time	4 bytes	–	35.0	–	22.0	–	18.0	μs
	1 KB	–	2.0	–	1.2	–	1.0	ms

**Caution** The listed values do not include the time until the operations of the flash memory start following execution of an instruction by software.

**(2) Data flash memory processing time****(T<sub>A</sub> = -40 to +150°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)**

Item	Conditions	f <sub>CLK</sub> = 2 MHz		f <sub>CLK</sub> = 4 MHz		f <sub>CLK</sub> = 8 MHz		f <sub>CLK</sub> = 16 MHz		Unit
		TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	
Programming time	1 byte	60.0	550.0	49.0	450.0	44.0	410.0	42.0	390.0	μs
Erase time	1 KB	11.5	340.0	8.4	275.0	7.1	250.0	6.3	235.0	ms
Blank checking time	1 byte	–	29.0	–	22.0	–	19.0	–	17.0	μs
	1 KB	–	3.1	–	1.6	–	0.95	–	0.55	ms
Internal verify time	1 byte	–	350.0	–	175.0	–	90.0	–	45.0	μs
	1 KB	–	76.0	–	38.0	–	19.0	–	9.5	ms

Item	Conditions	f <sub>CLK</sub> = 20 MHz		f <sub>CLK</sub> = 32 MHz		f <sub>CLK</sub> = 40 MHz		Unit
		TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	
Programming time	1 byte	42.0	390.0	41.0	380.0	41.0	380.0	μs
Erase time	1 KB	6.3	235.0	6.2	235.0	6.2	235.0	ms
Blank checking time	1 byte	–	17.0	–	16.0	–	16.0	μs
	1 KB	–	0.55	–	0.5	–	0.5	ms
Internal verify time	1 byte	–	35.0	–	22.0	–	18.0	μs
	1 KB	–	7.5	–	4.7	–	3.8	ms

**Caution** The listed values do not include the time until the operations of the flash memory start following execution of an instruction by software.


**5.11 Dedicated Flash Memory Programmer Communication (UART)****(T<sub>A</sub> = -40 to +150°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate	–	During serial programming	115.2 k		1 M	bps

## 5.12 Timing of Entry to Flash Memory Programming Modes

( $T_A = -40$  to  $+150^\circ\text{C}$ ,  $2.7\text{ V} \leq \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0\text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time to complete the communication for the initial setting after the external reset is released	$t_{\text{SUNIT}}$	POR and LVD reset must be released before the external reset is released.			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	$t_{\text{SU}}$	POR and LVD reset must be released before the external reset is released.	10			$\mu\text{s}$
Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)	$t_{\text{HD}}$	POR and LVD reset must be released before the external reset is released.	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

- Remarks**
1.  $t_{\text{SUNIT}}$ : Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.
  2.  $t_{\text{SU}}$ : Time to release the external reset after the TOOL0 pin is set to the low level
  3.  $t_{\text{HD}}$ : Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)


## 6. PACKAGE DRAWINGS

### 6.1 32-pin Products

&lt;R&gt;





There are two types of package drawings. You can check which package drawing used by product marking. Please refer to the product packaging information on Renesas website for more information.

JEITA Package code	RENESAS code	MASS(TYP.)[g]
P-HWQFN032-5x5-0.50	PWQN0032KF-B	0.06



&lt;R&gt;


JEITA Package code	RENESAS code	MASS(TYP.)[g]
P-HWQFN32-5x5-0.50	PWQN0032KH-A	0.06




Reference Symbol	Dimension in Millimeters		
	Min.	Nom.	Max.
D	4.85	5.00	5.15
E	4.85	5.00	5.15
A	—	—	0.80
A <sub>1</sub>	0.00	—	0.05
b	0.18	0.25	0.30
e	0.50 BSC		
Lp	0.35	0.40	0.45
y	—	—	0.08
c	—	0.20	—
K	0.20	—	—
D <sub>2</sub>	—	3.20	—
E <sub>2</sub>	—	3.20	—

## 6.2 48-pin Products

There are two types of package drawings. You can check which package drawing used by product marking.  
Please refer to the product packaging information on Renesas website for more information.










### 6.3 64-pin Products


There are two types of package drawings. You can check which package drawing used by product marking.  
Please refer to the product packaging information on Renesas website for more information.



JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-LFQFP64-10x10-0.50	PLQP0064KB-A	64P6Q-A / FP-64K / FP-64KV	0.3g



Terminal cross section



Detail F


- NOTE)
1. DIMENSIONS "1" AND "2" DO NOT INCLUDE MOLD FLASH.
  2. DIMENSION "3" DOES NOT INCLUDE TRIM OFFSET.

Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	9.9	10.0	10.1
E	9.9	10.0	10.1
A <sub>2</sub>	—	1.4	—
H <sub>D</sub>	11.8	12.0	12.2
H <sub>E</sub>	11.8	12.0	12.2
A	—	—	1.7
A <sub>1</sub>	0.05	0.1	0.15
b <sub>p</sub>	0.15	0.20	0.25
b <sub>1</sub>	—	0.18	—
c	0.09	0.145	0.20
c <sub>1</sub>	—	0.125	—
β	0°	—	8°
e	—	0.5	—
x	—	—	0.08
y	—	—	0.08
Z <sub>D</sub>	—	1.25	—
Z <sub>E</sub>	—	1.25	—
L	0.35	0.5	0.65
L <sub>1</sub>	—	1.0	—

## 6.4 80-pin Products

There are two types of package drawings. You can check which package drawing used by product marking.  
Please refer to the product packaging information on Renesas website for more information.

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP80-12x12-0.50	PLQP0080KE-A	P80GK-50-8EU-2	0.53








### NOTE

Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

JEITA Package Code	RENESAS Code	Previous Code	MASS (Typ) [g]
P-LFQFP80-12x12-0.50	PLQP0080KG-A	—	0.50

Unit: mm





NOTE  
1. DIMENSIONS "1" AND "2"  
DO NOT INCLUDE MOLD FLASH.  
2. DIMENSION "3" DOES NOT  
INCLUDE TRIM OFFSET.

Reference Symbol	Dimensions in millimeters		
	Min	Nom	Max
D	11.9	12.0	12.1
E	11.9	12.0	12.1
A <sub>2</sub>	—	1.4	—
H <sub>D</sub>	13.8	14.0	14.2
H <sub>E</sub>	13.8	14.0	14.2
A	—	—	1.7
A <sub>1</sub>	0.05	0.10	0.15
b <sub>p</sub>	0.15	0.20	0.25
b <sub>1</sub>	—	0.18	—
c	0.09	0.145	0.20
c <sub>1</sub>	—	0.125	—
θ	0°	—	8°
e	—	0.5	—
x	—	—	0.08
y	—	—	0.08
Z <sub>D</sub>	—	1.25	—
Z <sub>E</sub>	—	1.25	—
L	0.35	0.5	0.65
L <sub>1</sub>	—	1.0	—

### 6.5 100-pin Products

There are two types of package drawings. You can check which package drawing used by product marking.  
Please refer to the product packaging information on Renesas website for more information.





REVISION HISTORY	RL78/F23, F24 Datasheet
------------------	-------------------------

Rev	Date	Description	
		Page	Summary
1.10	Jun 30, 2024	–	First edition issued.
1.20	Dec 31, 2025	2	Modification of Table 1-1. RL78/F23, F24 Lineup (Grade-3)
		2	Modification of Table 1-2. RL78/F23, F24 Lineup (Grade-4)
		2	Modification of Table 1-3. RL78/F23, F24 Lineup (Grade-5)
		16	Modification of Figure 1-10. RL78/F24 Pin Configuration for 100-pin Products
		17	Modification of Figure 1-11. RL78/F24 Pin Configuration for 80-pin Products
		18	Modification of Figure 1-12. RL78/F23 Pin Configuration for 80-pin Products
		19	Modification of Figure 1-13. RL78/F24 Pin Configuration for 64-pin Products
		20	Modification of Figure 1-14. RL78/F23 Pin Configuration for 64-pin Products
		21	Modification of Figure 1-15. RL78/F24 Pin Configuration for 48-pin Products
		22	Modification of Figure 1-16. RL78/F23 Pin Configuration for 48-pin Products
		23	Modification of Figure 1-17. RL78/F24 Pin Configuration for 32-pin Products
		24	Modification of Figure 1-18. RL78/F23 Pin Configuration for 32-pin Products
		65	Modification of Note 5 in (2) During communication at same potential (CSI mode) (master mode, SCKp ... internal clock output, normal slew rate)
		66	Modification of Note 5 in (3) During communication at same potential (CSI mode) (master mode, SCKp ... internal clock output, special slew rate)
		76	Modification of Note 3 in (9) During communication at different potential (3-V supply system) (CSI mode) (master mode, SCKp ... internal clock output, normal slew rate)
		82	Modification of 3.5.2 Serial Interface IICA
		118	Modification of Note 5 in (2) During communication at same potential (CSI mode) (master mode, SCKp ... internal clock output, normal slew rate)
		119	Modification of Note 5 in (3) During communication at same potential (CSI mode) (master mode, SCKp ... internal clock output, special slew rate)
		129	Modification of Note 3 in (9) During communication at different potential (3-V supply system) (CSI mode) (master mode, SCKp ... internal clock output, normal slew rate)
		135	Modification of 4.5.2 Serial Interface IICA
		170	Modification of Note 5 in (2) During communication at same potential (CSI mode) (master mode, SCKp ... internal clock output, normal slew rate)
		171	Modification of Note 5 in (3) During communication at same potential (CSI mode) (master mode, SCKp ... internal clock output, special slew rate)
		181	Modification of Note 3 in (9) During communication at different potential (3-V supply system) (CSI mode) (master mode, SCKp ... internal clock output, normal slew rate)
		187	Modification of 5.5.2 Serial Interface IICA
		198	Modification of 6.1 32-pin Products
		199	Addition of Figure PWQN0032KH-A in 6.1 32-pin Products

All trademarks and registered trademarks are the property of their respective owners.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.



# General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

## 1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

## 2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

## 3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

## 4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

## 5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

## 6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.).

## 7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

## 8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:  
[www.renesas.com/contact/](http://www.renesas.com/contact/)