

### RRA78620, RRA78640

Low Voltage, 10MHz, RRIO, CMOS Operational Amplifiers

#### **Description**

The RRA78620 (dual) and RRA78640 (quad) are operational amplifiers (op amp) featuring low-power consumption and rail-to-rail input and output capabilities. They operate on supply voltages ranging from 1.8V to 5.5V, making them suitable for a wide range of general-purpose applications. The devices are unity-gain stable, ensuring reliable performance across various use cases.

The input common-mode voltage range extends 100mV above and below the power supply voltage rails, enabling compatibility with virtually any single-supply application. The rail-to-rail input and output swing enhances signal dynamic range and signal-to-noise ratio, a critical advantage in low-supply applications. With high signal bandwidth and a high slew rate, the RRA786x0 family is ideal for driving the sample-and-hold circuitry of analog-to-digital converters (ADCs). Additionally, the output stage can swing to within 20mV of the supply rails with a  $10\text{k}\Omega$  load, ensuring efficient and precise operation.

Part	Package	Body Size (nom)
	MSOP-8	3.00mm×3.00mm
RRA78620	TSSOP-8	3.00mm ×4.40mm
	SOIC-8	3.91mm×4.90mm
RRA78640	NSOIC-14	3.91mm×8.65mm
KIXA76040	TSSOP-14	4.40mm×5.00mm

#### **Features**

Single-Supply Operation: 1.8V to 5.5V

Rail-To-Rail Input and Output

Low Input Offset Voltage: ±0.45mV

Low Noise: 15nV/√Hz at 10kHz

Gain Bandwidth Product: 10MHz

Slew Rate: 7.5V/µs

Low Supply Current: 520µA/Ch

Unity-Gain Stable

No Phase Reversal

Temperature Range: -40°C to 125°C

Internal RFI and EMI filter

#### **Applications**

- Washing Machines
- Refrigerators
- HVAC
- Smoke Detectors
- Scanners
- Filters
- Signal Conditioning
- Current Sensing
- Motor Control




Figure 1. Typical Application - Bidirectional Current Sense Amplifier

# **Contents**

1.	Pin In	formation	1	3
	1.1	14-Pin l	NSOIC and TSSOP Packages	3
		1.1.1	Pin Assignments	3
		1.1.2	Pin Descriptions	3
	1.2	8-Pin S	OIC, MSOP, and TSSOP Packages	4
		1.2.1	Pin Assignments	4
		1.2.2	Pin Descriptions	4
2.	Speci	fications		5
	2.1	Absolut	e Maximum Ratings	5
	2.2	Therma	ll Specifications	5
	2.3	Recomi	mended Operating Conditions	6
	2.4	Electric	al Specifications	6
3.	Typica	al Perforn	nance Graphs	7
4.	Detail	ed Descr	iption	11
	4.1	Overvie	ew	11
	4.2	Functio	nal Block Diagram	11
	4.3	Feature	Description	12
		4.3.1	Rail-To-Rail Input	12
		4.3.2	Rail-To-Rail Output	12
		4.3.3	EMI Filter	12
		4.3.4	Overload Recovery	12
		4.3.5	Input and Output ESD Protection	12
5.	Appli	cation Inf	ormation	13
	5.1	Typical	Applications	13
		5.1.1	Bidirectional Low-Side Current Sensing 1	13
		5.1.2	Design Procedure	13
6.	Packa	ge Outlir	ne Drawings	14
7.	Order	ing Inforr	mation	14
8.	Revis	ion Histo	ry1	15
Δ	FCAD	Design I	nformation	16

## 1. Pin Information

# 1.1 14-Pin NSOIC and TSSOP Packages

## 1.1.1 Pin Assignments




Figure 2. RAA78640 Pin Assignments - Top View

### 1.1.2 Pin Descriptions

Pin Number	Pin Name	Function	
1	OUT1	Signal Output	
2	IN1-	Inverting Signal Input	
3	IN1+	Non-inverting Signal Input	
4	V+	Positive Supply Voltage	
5	IN2+	Non-inverting Signal Input	
6	IN2-	Inverting Signal Input	
7	OUT2	Signal Output	
8	OUT3	Signal Output	
9	IN3-	Inverting Signal Input	
10	IN3+	Non-inverting Signal Input	
11	V-	Negative Supply Voltage	
12	IN4+	Non-inverting Signal Input	
13	IN4-	Inverting Signal Input	
14	OUT4	Signal Output	

# 1.2 8-Pin SOIC, MSOP, and TSSOP Packages

## 1.2.1 Pin Assignments




Figure 3. RAA78620 Pin Assignments - Top View

## 1.2.2 Pin Descriptions

Pin Number	Pin Name	Function	
1	OUT1	Signal Output	
2	IN1-	Inverting Signal Input	
3	IN1+	Non-inverting Signal Input	
4	V-	Negative Supply Voltage	
5	IN2+	Non-inverting Signal Input	
6	IN2-	Inverting Signal Input	
7	OUT2	Signal Output	
8	V+	Positive Supply Voltage	

# 2. Specifications

## 2.1 Absolute Maximum Ratings

**Caution:** Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

Parameter	Minimum	Maximum	Unit
Supply Voltage, V+ to V-	-	6.0	V
Input Voltage, IN± to GND	(V-) - 0.5	(V+) + 0.5	V
Input Voltage, IN+ to IN-	-	6.0	V
Input Current	-	±10	mA
Output Short-Circuit	Conti	nuous	mA
Ambient Temperature, T <sub>A</sub>	-40	125	°C
Junction Temperature, T <sub>J</sub>	-	150	°C
Storage Temperature, T <sub>stg</sub>	-65	150	°C
RRA78620 ESD Ratings	<u>.</u>		
Human Body Model (Tested per JS-001-2023)	-	±4	kV
Charged Device Model (Tested per JS-002-2022)	-	±1.5	kV
Latch-Up (Tested per JESD78F), T <sub>A</sub> = 125°C	-	±100	mA
RRA78640 ESD Ratings	•	-	1
Human Body Model (Tested per JS-001-2023)	-	±2	kV
Charged Device Model (Tested per JS-002-2022)	-	±1.5	kV
Latch-Up (Tested per JESD78F), T <sub>A</sub> = 125°C	-	±100	mA

# 2.2 Thermal Specifications

Parameter	Package	Symbol <sup>[1][2]</sup>	Conditions	Typical Value	Unit
Thermal Resistance	8 Ld SOIC Package	$\theta_{JA}$	Junction to ambient	137	°C/W
Thermal Nesistance	0 Lu SOIC Fackage	$\theta_{JC}$	Junction to case	80	°C/W
Thermal Resistance	8 Ld MSOP Package	$\theta_{JA}$	Junction to ambient	167	°C/W
Thermal Nesistance	o Lu MSOF Fackage	$\theta_{JC}$	Junction to case	91	°C/W
Thermal Resistance	8 Ld TSSOP Package	$\theta_{JA}$	Junction to ambient	184	°C/W
Thermal Resistance	0 Lu 1000F Fackage	$\theta_{JC}$	Junction to case	86	°C/W
Thermal Resistance	14 Ld NSOIC Package	$\theta_{JA}$	Junction to ambient	95	°C/W
memiai Nesistance	14 Lu NOOIC Fackage	$\theta_{JC}$	Junction to case	60	°C/W
Thermal Resistance	14 Ld TSSOP Package	$\theta_{JA}$	Junction to ambient	122	°C/W
Thermal Nesistance	14 Lu 1000F Fackage	θ <sub>JC</sub>	Junction to case	57	°C/W

<sup>1.</sup>  $\theta_{JA}$  is measured with the component mounted on a high-effective thermal conductivity test board in free air. See TB379 for details.

<sup>2.</sup> For  $\theta_{\text{JC}},$  the case temperature location is taken at the package top center.

# 2.3 Recommended Operating Conditions

Parameter	Symbol	Min	Max	Unit
Supply Voltage [(V+) – (V-)]	V <sub>S</sub>	1.8	5.5	V
Input Voltage Range	V <sub>I</sub>	(V-) - 0.1	(V+) + 0.1	V
Output Voltage Range	V <sub>O</sub>	V-	V+	V
Ambient Temperature	T <sub>A</sub>	-40	125	°C

# 2.4 Electrical Specifications

 $V_S = (V+) - (V-) = 1.8V$  to 5.5V at  $T_A = 25$ °C,  $R_L = 10$ k $\Omega$  connected to  $V_S/2$ ,  $V_{CM} = V_S/2$  (unless otherwise noted)


Parameter	Symbol	Test Condition	Min <sup>[1]</sup>	Тур	Max <sup>[1]</sup>	Unit
DC Parameters	!		!		!	!
Innut Offset Valtage		V <sub>S</sub> = 5V, V <sub>CM</sub> = 2.5V	-	±0.45	±1.9	mV
Input Offset Voltage	V <sub>OS</sub>	T <sub>A</sub> = -40°C to 125°C	-	-	±2.15	mV
Input Offset Voltage Temperature Coefficient	TCV <sub>OS</sub>	T <sub>A</sub> = -40°C to 125°C	-	±0.6	-	μV/°C
Input Bias Current	I <sub>B</sub>	-	-	±6.6	-	pА
Input Offset Current	Ios	-	-	±0.2	-	pА
Common-Mode Input Range	V <sub>ICM</sub>	V <sub>S</sub> = 1.8V to 5.5V	(V-) - 0.1	-	(V+) + 0.1	V
		$V_S = 5.5V$ , (V-)-0.1V < $V_{CM}$ < (V+)-1.4V $T_A = -40$ °C to 125°C	89	109	-	dB
Common-Mode Rejection Ratio	CMRR	V <sub>S</sub> = 5.5V, V <sub>CM</sub> = -0.1V to 5.6V T <sub>A</sub> = -40°C to 125°C	70	92	-	dB
		$V_S = 1.8V$ , (V-)-0.1V < $V_{CM}$ < (V+)-1.4V $T_A = -40$ °C to 125°C	-	97	-	dB
		$V_S = 1.8V$ , $V_{CM} = -0.1V$ to $1.9V$ $T_A = -40$ °C to $125$ °C	-	83	-	dB
Power Supply Rejection Ratio	PSRR	V <sub>S</sub> = 1.8V - 5.5V, V <sub>CM</sub> = (V-)	90	117	-	dB
Open Loop Gain	A <sub>OL</sub>	$V_{S} = 5V, V_{O} = 1V, R_{L} = 10k \Omega$	-	100	-	dB
Output Voltage Swing from	V <sub>OFR+</sub>	V <sub>S</sub> = 5.5V	-	10	15	mV
Rails	V <sub>OFR-</sub>	V <sub>S</sub> = 5.5V	-	10	15	mV
Sourcing Short-Circuit Current	I <sub>SC-</sub>	$V_S = 5V$ , $R_L = 0\Omega$ to $V$	-	40	-	mA
Sinking Short-Circuit Current	I <sub>SC+</sub>	$V_S = 5V$ , $R_L = 0\Omega$ to $V_+$	-	40	-	mA
Supply Current per Amplifier	I <sub>Q</sub>	R <sub>L</sub> = ∞	-	0.52	-	mA
AC Parameters				•		
Gain Bandwidth Product	GBW	VS = 5V, G = 1	-	10	-	MHz
Phase Margin	Фт	VS = 5V, G = 1	-	55	-	deg
Input Noise Voltage	E <sub>n</sub>	V <sub>S</sub> = 5V, f = 0.1-10Hz	-	4.2	-	$\mu V_{pp}$
Voltage Noise Density	e <sub>n</sub>	V <sub>S</sub> = 5V, f = 10kHz	-	15	-	nV/√Hz
Current Noise Density (at 1kHz)	i <sub>n</sub>	V <sub>S</sub> = 5V, f = 1kHz	-	25	-	fA/√Hz
Total Harmonic Distortion + Noise <sup>[2]</sup>	THD + N	$V_S = 5.5V$ , $V_{CM} = 2.5V$ , $V_O = 1V_{RMS}$ , $G = 1$ , $f = 1kHz$	-	0.0008	-	%
Transient Response						
Slew Rate	SR	V <sub>S</sub> = 5V, G = 1, 3V-Step	-	7.5	-	V/µs
Settling Time to 0.1% V <sub>O</sub>	t <sub>S</sub>	V <sub>S</sub> = 5V, G =1, 2V-Step, C <sub>L</sub> = 100pF	-	0.4	-	μs
Overload Recovery Time	t <sub>OR</sub>	$V_S = 5V$ , $V_{IN} \times G > V_S$	-	0.3	-	μs

<sup>1.</sup> Compliance to datasheet limits is assured by one or more methods: production test, characterization, and/or design.

<sup>2.</sup> Third-order filter; bandwidth = 80kHz at –3dB.

# 3. Typical Performance Graphs

 $V_S$  = 5.5V (±2.75V) at  $T_A$  = 25°C,  $R_L$  =10k $\Omega$  connected to  $V_S/2$ , VCM =  $V_S/2$  (unless otherwise noted)



0.5 0.4 0.3 0.2 Vos (mV) 0.1 0 -0.1 -0.2 -0.3 -0.4 -0.5 5.5 3 2 5 4 1.8 Supply Voltage (V)

Figure 4. Offset Voltage Population % Distribution

Figure 5. Offset Voltage vs Supply Voltage




Figure 6. Offset Voltage vs Temperature




Figure 7. Offset Voltage vs Common-Mode Voltage




Figure 8. Input Bias Current vs Temperature





Figure 9. Input Bias Current vs Supply Voltage


 $V_S = 5.5V$  (±2.75V) at  $T_A = 25$ °C,  $R_L = 10k\Omega$  connected to  $V_S/2$ , VCM =  $V_S/2$  (unless otherwise noted) (Cont.)



1 (YE) a to 0.75 (Voltage Supply (V)

Figure 10. Supply Current vs Temperature

Figure 11. Supply Current vs Supply Voltage







Figure 12. Input Offset Current vs Temperature

Figure 13. Channel Separation vs Frequency







Figure 14. Output Voltage vs Output Current

Figure 15. Maximum Output Voltage vs Frequency

 $V_S$  = 5.5V (±2.75V) at  $T_A$  = 25°C,  $R_L$  =10k $\Omega$  connected to  $V_S/2$ , VCM =  $V_S/2$  (unless otherwise noted) (Cont.)



70 Gain = 1 60 Gain = 10 Gain = 100 50 Gain = 1000 40 ACL (dB) 30 20 10 0 -10 100 1M 1k 10k 100k 10M Frequency (Hz)

Figure 16. Open Loop Gain & Phase vs Frequency

Figure 17. Closed Loop Gain vs Frequency




Figure 18. CMRR vs Frequency




Figure 19. PSRR vs Frequency




Figure 20. 0.1-Hz to 10-Hz Input Voltage Noise




Figure 21. Voltage Noise Spectral Density vs Frequency

 $V_S$  = 5.5V (±2.75V) at  $T_A$  = 25°C,  $R_L$  =10k $\Omega$  connected to  $V_S/2$ , VCM =  $V_S/2$  (unless otherwise noted) (Cont.)




Figure 22. Small-Signal Step Response




Figure 23. Large-Signal Step Response




Figure 24. Large-Signal Settling Time (Positive)




Figure 25. Large-Signal Settling Time (Negative)




Figure 26. No Phase Reversal




Figure 27. Overload Recovery Time

## 4. Detailed Description

#### 4.1 Overview

The RRA786x0, family of operational amplifiers are low-power devices with rail-to-rail input and outputs. These op amps operate from supply voltages as low as 1.8V up to 5.5V. The devices are unity-gain stable and designed for a wide range of general-purpose applications.

Their input common-mode voltage range extends 100mV above and below the power supply voltage rails, which allows these op amps to be used in virtually any single-supply application. The rail-to-rail input and output swing capability increases the signal dynamic range and thus, signal-to-noise ratio, a performance feature highly necessary in low-supply applications. The combination of high signal bandwidth and high slew rate enables these devices to drive the sample-hold circuitry of analog-to-digital converters (ADCs). The output stage can swing to within 20mV of the supply rails with a  $10\text{k}\Omega$  load.

## 4.2 Functional Block Diagram




Figure 28. Block Diagram of a Single Amplifier Stage

## 4.3 Feature Description

#### 4.3.1 Rail-To-Rail Input

The input common-mode voltage range of the RRA786x0 family extends 100mV beyond both supply rails for the full supply voltage range of 1.8V to 5.5V. This performance is accomplished with complementary input stages, consisting of an N-channel input differential pair in parallel with a P-channel differential input pair.

The N-channel pair being active for input voltages close to the positive rail, typically (V+) - 1.2 V to (V+) + 0.1 V, while the P-channel pair is active for inputs from (V-) - 0.1 V to about (V+) - 1.0 V. Within the small transition region of 0.2V, where both pairs are active, PSRR, CMRR,  $V_{OS}$ , and THD can slightly degrade from their values outside this region.

#### 4.3.2 Rail-To-Rail Output

The RRA786x0 devices deliver robust output drive capability. A class AB output stage with common-source transistors provides full rail-to-rail output swing capability. For resistive loads of  $10k\Omega$ , the output swings to within 20mV of either supply rail, regardless of the applied supply voltage. Heavier load conditions, however, cause the amplifier to swing less close to the supply rails.

#### 4.3.3 EMI Filter

The RRA786x0 devices possess internal electromagnetic interference (EMI) filters that reduce the effects of EMI from external sources such as wireless communications and densely populated circuit boards with a mix of analog and digital components.

#### 4.3.4 Overload Recovery

Overload recovery is defined as the time required for the op amp output to return from a saturated state to the linear state. The op amp output saturates when the output voltage exceeds the applied supply voltage, because of a high input voltage or a high gain setting. After entering saturation, charge carriers in the output stage require time to return to the linear operating region. Only then, the device begins to slew at the specified slew rate.

Therefore, the propagation delay during an overload condition is the sum of the overload recovery time and the slew time. The overload recovery time for the RRA786x0 family is about 500ns.

#### 4.3.5 Input and Output ESD Protection

The RRA786x0 devices incorporate internal ESD protection circuits on all pins. For the input and output pins, this protection primarily consists of current-steering diodes that are connected between the input and output pins and the power-supply pins. If the input voltage is expected to exceed the specified value in the absolute maximum ratings, insert a series resistor, R<sub>S</sub>, that limits the input current to about 10mA (Figure 29).




Figure 29. Input Overvoltage Protection

## 5. Application Information

The RRA786x0 family features 10MHz bandwidth and  $7.5V/\mu s$  slew rate with only  $520\mu A$  of supply current per channel, providing good AC-performance at very low power consumption. DC applications are well served with a low input noise voltage of  $15nV/\sqrt{Hz}$  at 10kHz, low input bias current, and a typical input offset voltage of 0.45mV.

## 5.1 Typical Applications

#### 5.1.1 Bidirectional Low-Side Current Sensing

Figure 30 shows RRA786x0 devices in a bidirectional low-side current-sensing application.




Figure 30. RRA786x0 in a Low-Side, Current-Sensing Application

#### 5.1.2 Design Procedure

The design requirements for this design are:

- Measurable load current range: I<sub>I</sub> = ±1A
- Measurable output voltage range: V<sub>O</sub> = 4.9V to 0.1V
- Maximum sense resistor power dissipation: P<sub>D</sub> = 100mW

To distinguish between positive and negative current flows or sense voltages, split the output voltage range into two equal ranges using the difference amplifier configuration in Figure 31. The output voltage is:

(EQ. 1) 
$$V_{OUT} = V_S \times \frac{R_F}{R_G} + V_{REF}$$

Positive sense voltages or currents produce a positive output voltage,  $V_{OUT+} = V_{REF} + V_S \times R_F/R_G$ , while negative sense voltages result in  $V_{OUT-} = V_{REF} - V_S \times R_F/R_G$ . Making  $V_{REF} = 2.5 \text{V}$  and limiting the  $V_{OUT}$  limits to 100mV off the supply rails, yields a positive output range of  $V_{OUT+} = 2.5 \text{V}$  to 4.9V and a negative output range of  $V_{OUT-} = 2.5 \text{V}$  to 0.1V.

The maximum sense resistor value for a given power dissipation at a given load current is calculated with Equation 2.

(EQ. 2) 
$$R_S = \frac{P_{D-max}}{I_{L-max}^2} = \frac{0.1W}{1A^2} = 0.1\Omega$$

The maximum load current of  $I_L = \pm 1A$  produces a sense voltage of  $V_S = \pm 0.1V$  across the sense resistor,  $R_S$ , following  $V_S = I_L \times R_S$ . This voltage is amplified by the gain factor  $R_F/R_G$ . This gain factor is also the ratio of output voltage range to the input voltage range (Equation 2).

(EQ. 3) 
$$G_{max} = \frac{V_{O-max} - V_{REF}}{V_{S+}} = \frac{4.9V - 2.5V}{0.1V} = 24$$

Next, selecting the gain resistor with  $R_G$  =  $10k\Omega$  makes the feedback resistor,  $R_F$  =  $R_G \times G_{max}$  =  $240k\Omega$ .

Figure 31 shows the resulting V<sub>OUT</sub> versus I<sub>LOAD</sub> characteristic.




Figure 31. Bidirectional Current-Sense, V-I Characteristic

# 6. Package Outline Drawings

The package outline drawings are located at the end of this document and are accessible from the Renesas website. The package information is the most current data available and is subject to change without revision of this document.

# 7. Ordering Information

Part Number <sup>[1]</sup>	# Channels	Part Marking	Package Description (RoHS Compliant)	Pkg. Dwg. #	MSL Rating <sup>[2]</sup>	Carrier Type <sup>[3]</sup>	Temp. Range
RRA78620-SPH	2	78620 SPH	8 Ld SOIC	M8.15	3	Reel, 2.5k units	-40 to 125°C
RRA78620-SNH	2	78620	8 Ld MSOP	M8.118D	1	Reel, 2.5k units	-40 to 125°C
RRA78620-SMH	2	78620 SMH	8 Ld TSSOP	M8.173	1	Reel, 2.5k units	-40 to 125°C
RRA78640-SLH	4	78640 SL	14 Ld NSOIC	M14.15	3	Reel, 2.5k units	-40 to 125°C
RRA78640-SKH	4	78640 SK	14 Ld TSSOP	M14.173	1	Reel, 2.5k units	-40 to 125°C
RRA78640-SKA	4	78640 SK	14 Ld TSSOP	M14.173	1	Tube	-40 to 125°C

These Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate
plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Pb-free products
are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J-STD-020.

<sup>2.</sup> For more information about Moisture Sensitivity Level (MSL), see TB363.

<sup>3.</sup> See TB347 for details about reel specifications.

# 8. Revision History

Revision	Date	Description	
1.02	Dec 15, 2025	5, 2025 Added the Dual op amp information throughout. Updated ordering information table.	
1.01	Jul 10, 2025	Updated Page 1 description. Updated Figures 16 and 17. Updated Ordering information table. Added ECAD Information. Updated PODs to the latest template.	
1.00	Jun 17, 2025	Initial release.	

# A. ECAD Design Information

This information supports the development of the PCB ECAD model for this device. It is intended to be used by PCB designers.

# A.1 Part Number Indexing

Orderable Part Number	Number of Pins	Package Type	Package Code/POD Number
RRA78620-SPH	8	SOIC	M8.15
RRA78620-SNH	8	MSOP	M8.118D
RRA78620-SMH	8	TSSOP	M8.173
RRA78640-SLH	14	NSOIC	M14.15
RRA78640-SLA	14	NSOIC	M14.15
RRA78640-SKH	14	TSSOP	M14.173
RRA78640-SKA	14	TSSOP	M14.173

## A.2 Symbol Pin Information

### A.2.1 8-SOIC/MSOP/TSSOP

Pin Number	Primary Pin Name	Primary Electrical Type	Alternate Pin Name(s)
1	OUT1	Output	-
2	IN1-	Input	-
3	IN1+	Input	-
4	V-	Power	-
5	IN2+	Input	-
6	IN2-	Input	-
7	OUT2	Output	-
8	V+	Power	-

### A.2.2 14-NSOIC/TSSOP

Pin Number	Primary Pin Name	Primary Electrical Type	Alternate Pin Name(s)
1	OUT1	Output	-
2	IN1-	Input	-
3	IN1+	Input	-
4	V+	Power	-
5	IN2+	Input	-
6	IN2-	Input	-
7	OUT2	Output	-
8	OUT3	Output	-
9	IN3-	Input	-
10	IN3+	Input	-
11	V-	Power	-
12	IN4+	Input	-
13	IN4-	Input	-
14	OUT4	Output	-

# A.3 Symbol Parameters

Orderable Part Number	Qualification	Mounting Type	RoHS	Min Operating Temperature	Max Operating Temperature	Min Supply Voltage	Max Supply Voltage	Number of Channels	Slew Rate	Operating Supply Current	Input Offset Voltage (V <sub>OS</sub> )
RRA78620-SPH	Industrial	SMD	Compliant	-40 °C	125 °C	1.8 V	5.5 V	2	7.5 V/µs	520 µA	±0.45 mV
RRA78620-SNH	Industrial	SMD	Compliant	-40 °C	125 °C	1.8 V	5.5 V	2	7.5 V/µs	520 µA	±0.45 mV
RRA78620-SMH	Industrial	SMD	Compliant	-40 °C	125 °C	1.8 V	5.5 V	2	7.5 V/µs	520 µA	±0.45 mV
RRA78640-SLH	Industrial	SMD	Compliant	-40 °C	125 °C	1.8 V	5.5 V	4	7.5 V/µs	520 µA	±0.45 mV
RRA78640-SLA	Industrial	SMD	Compliant	-40 °C	125 °C	1.8 V	5.5 V	4	7.5 V/µs	520 µA	±0.45 mV
RRA78640-SKH	Industrial	SMD	Compliant	-40 °C	125 °C	1.8 V	5.5 V	4	7.5 V/µs	520 µA	±0.45 mV
RRA78640-SKA	Industrial	SMD	Compliant	-40 °C	125 °C	1.8 V	5.5 V	4	7.5 V/µs	520 µA	±0.45 mV

# A.4 Footprint Design Information

## A.4.1 8-SOIC

IPC Footprint Type	Package Code/ POD Number	Number of Pins
SOP	M8.15/GS0008AC	8

Description	Dimension	Value (mm)	Diagram
Minimum lead span (horizontal side)	Hmin	5.80	
Maximum lead span (horizontal side)	Hmax	6.20	
Minimum body span (horizontal side)	Dmin	4.80	
Maximum body span (horizontal side)	Dmax	5.00	
Minimum body span (vertical side)	Emin	3.80	]
Maximum body span (vertical side)	Emax	4.00	
Minimum Lead Width	Bmin	0.33	]
Maximum Lead Width	Bmax	0.51	Bottom View
Minimum Lead Length	Lmin	0.40	F
Maximum Lead Length	Lmax	1.27	1 <del>1 1 1</del>
Maximum Height	Amax	1.75	
Minimum Standoff Height	A1min	0.10	
Minimum Lead Thickness	cmin	0.19	T A1min → L ←
Maximum Lead Thickness	cmax	0.25	
Total number of pin positions (including absent pins)	PinCount	8	Side View
Distance between the center of any two adjacent pins	Pitch	1.27	1

Recommended Land Pattern				
Description	Dimension	Value (mm)	Diagram	
Distance between left pad toe to right pad toe.	Z	7.40	Y	
Distance between left pad heel to right pad heel.	G	3.00	n n-1	
Row spacing. Distance between pad centers	С	5.20	]	
Pad Width	Х	0.60	<u> </u>	
Pad Length	Y	2.20	C G Z  1 2  PCB Top View	

## A.4.2 8-MSOP

IPC Footprint Type	Package Code/ POD Number	Number of Pins
SOP	M8.118D/HV0008AC	8

Description	Dimension	Value (mm)	Diagram
Minimum lead span (horizontal side)	Hmin	4.70	
Maximum lead span (horizontal side)	Hmax	5.10	
Minimum body span (horizontal side)	Dmin	2.90	]
Maximum body span (horizontal side)	Dmax	3.10	
Minimum body span (vertical side)	Emin	2.90	<b>1</b>
Maximum body span (vertical side)	Emax	3.10	
Minimum Lead Width	Bmin	0.22	]   Ė
Maximum Lead Width	Bmax	0.40	Bettom View
Minimum Lead Length	Lmin	0.40	
Maximum Lead Length	Lmax	0.80	<u></u>
Maximum Height	Amax	1.10	
Minimum Standoff Height	A1min	0.00	<b>」↑ /</b> ↓
Minimum Lead Thickness	cmin	0.08	L A1min → L C
Maximum Lead Thickness	cmax	0.23	H
Total number of pin positions (including absent pins)	PinCount	8	Side View
Distance between the center of any two adjacent pins	Pitch	0.65	

Recommended Land Pattern					
Description	Dimension	Value (mm)	Diagram		
Distance between left pad toe to right pad toe.	Z	5.50			
Distance between left pad heel to right pad heel.	G	3.10	n n-1 →X		
Row spacing. Distance between pad centers	С	4.30			
Pad Width	Х	0.32			
Pad Length	Y	1.20	C G Z  1 2  PCB Top View		

## A.4.3 8-TSSOP

IPC Footprint Type	Package Code/ POD Number	Number of Pins
SOP	M8.173/HU0008AA	8

Description	Dimension	Value (mm)	Diagram
Minimum lead span (horizontal side)	Hmin	6.30	
Maximum lead span (horizontal side)	Hmax	6.50	
Minimum body span (pin1 side)	Dmin	2.95	n-1 n
Maximum body span (pin1 side)	Dmax	3.05	
Minimum body span	Emin	4.30	
Maximum body span	Emax	4.50	1
Minimum Lead Width	Bmin	0.19	
Maximum Lead Width	Bmax	0.30	
Minimum Lead Length	Lmin	0.45	
Maximum Lead Length	Lmax	0.75	Bottom View
Maximum Height	Amax	1.20	
Minimum Standoff Height	A1min	0.05	
Minimum Lead Thickness	cmin	0.09	] ← E → H
Maximum Lead Thickness	cmax	0.20	<u>↑</u>
Total number of pin positions (including absent pins)	PinCount	-	] 🛉 🎵 🗖
Comma separated list showing absent pins. Example: 1,2,5. If blank all pins present	AbsentPins	8	A1min — C
Comma separated list showing pin order. If blank pin order is assumed sequential from 1 to PinCount. Example: 8,7,6,5,4,3,2,1 will reverse the pin order of an 8 pin package	PinOrder	1.2.3.4.5.6.7.8	Side View
Distance between the center of any two adjacent pins	Pitch	0.65	

Recommended Land Pattern					
Description	Dimension	Value (mm)	Diagram		
Distance between left pad toe to right pad toe.	Z	7.10			
Distance between left pad heel to right pad heel.	G	4.20	n n-1 → X ←		
Row spacing. Distance between pad centers	С	5.65			
Pad Width	Х	0.35			
Pad Length	Y	1.45	C G Z  1 2  PCB Top View		

## A.4.4 14-NSOIC

IPC Footprint Type	Package Code/ POD Number	Number of Pins
SOIC	M14.15	14

Description	Dimension	Value (mm)	Diagram
Minimum lead span (horizontal side)	Hmin	5.95	
Maximum lead span (horizontal side)	Hmax	6.05	n-1 n
Minimum body span (pin1 side)	Dmin	8.55	
Maximum body span (pin1 side)	Dmax	8.75	
Minimum body span	Emin	3.80	<del></del>
Maximum body span	Emax	4.00	]
Minimum Lead Width	Bmin	0.31	]   <u> </u>
Maximum Lead Width	Bmax	0.51	-   F
Minimum Lead Length	Lmin	0.40	]
Maximum Lead Length	Lmax	1.27	Bottom View
Maximum Height	Amax	1.75	
Minimum Standoff Height	A1min	0.10	
Minimum Lead Thickness	cmin	0.19	
Maximum Lead Thickness	cmax	0.25	] <u> </u>
Total number of pin positions (including absent pins)	PinCount	14	± A1min → L ←
Distance between the center of any two adjacent pins	Pitch	1.27	Side View

Recommended Land Pattern				
Description	Dimension	Value (mm)	Diagram	
Distance between left pad toe to right pad toe.	Z	6.60	V	
Distance between left pad heel to right pad heel.	G	4.20	n n-1 → ↑ ←	
Row spacing. Distance between pad centers	С	5.40		
Pad Width	Х	0.41	<u> </u>	
Pad Length	Y	1.20	C G Z  1 2  PCB Top View	

### A.4.5 14-TSSOP

IPC Footprint Type	Package Code/ POD Number	Number of Pins
SOP	M14.173	14

Description	Dimension	Value (mm)	Diagram
Minimum lead span (horizontal side)	Hmin	6.30	D
Maximum lead span (horizontal side)	Hmax	6.50	
Minimum body span (horizontal side)	Dmin	4.90	
Maximum body span (horizontal side)	Dmax	5.10	
Minimum body span (vertical side)	Emin	4.30	
Maximum body span (vertical side)	Emax	4.50	
Minimum Lead Width	Bmin	0.20	
Maximum Lead Width	Bmax	0.30	B Pitch Bottom View
Minimum Lead Length	Lmin	0.45	E
Maximum Lead Length	Lmax	0.75	_ <del> </del>
Maximum Height	Amax	1.20	] ₹ Ţ
Minimum Standoff Height	A1min	0.05	
Minimum Lead Thickness	cmin	0.09	± A1min → L ←
Maximum Lead Thickness	cmax	0.20	Oids Visual
Total number of pin positions (including absent pins)	PinCount	14	Side View
Distance between the center of any two adjacent pins	Pitch	0.65	


Recommended Land Pattern			
Description	Dimension	Value (mm)	Diagram
Distance between left pad toe to right pad toe.	Z	7.0	V
Distance between left pad heel to right pad heel.	G	4.60	n n-1
Row spacing. Distance between pad centers	С	5.80	]
Pad Width	Х	0.25	
Pad Length	Y	1.20	C G Z  1 2  PCB Top View





GS0008AC

8-Lead Narrow Body Small Outline Plastic Package 4.90 x 3.90 x 1.43 mm Body, 1.27 mm Pitch Rev08, Jul 7, 2025



seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch) Controlling dimension: MILLIMETER. Converted inch dimension are not

8. This outline conforms to JEDEC publication MS-012-AA ISSUE C.


necessarily exact.





## **Package Outline Drawing**


M8.118D HV0008AC

8-MSOP 3.00 x4.90 x 1.10 mm Body, 0.65 mm Pitch Rev03, Jul 11, 2025









Typical Recommended Land Pattern

#### Notes:


- 1. JEDEC compatible.
- 2. All dimensions are in mm and angles are in degrees.
- 3. Use  $\pm 0.05$  mm for the non-toleranced dimensions.
- 4. Foot length is measured at gauge plane 0.25 mm above seating plane.


## **Package Outline Drawing**




M8.173 AA8000UH

8-Lead Thin Shrink Small Outline (TSSOP) Package 3.0 x 4.40 x 1.20 mm Body, 0.65 mm Pitch Rev. 03, Nov 20, 2025






0.05 С 1.20 max Seating Plane 0.25 + .05/-.06 ⊕ 0.10M C B A ○ 0.10 C









- (1) Dimension does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 per side.
- (2) Dimension does not include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.15 per side.
- (3) Dimensions are measured at datum plane H.
- (4) Dimensioning and tolerancing per ASME Y14.5M-1994.
- (5) Dimension on lead width does not include dambar protrusion. Allowable protrusion shall be 0.08 mm total in excess of dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm.
- (6) Dimension in ( ) are for reference only.
- (7) Conforms to JEDEC MO-153, variation AC. Issue E

Typical Recommended Land Pattern




## **Package Outline Drawing**

GS0014AB

14-SOICN 8.65 x 3.90 x 1.75 mm Body, 1.27 mm Pitch

Rev03, Jun 26, 2025








M14.173 HV0014AA

14-Lead Thin Shrink Small Outline package (TSSOP) 5.00 x 4.40 x 1.20 mm Body, 0.65 mm Pitch Rev04, Jun 26, 2025



#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <a href="https://www.renesas.com/contact-us/">www.renesas.com/contact-us/</a>.