

RRP68145

100V, 3A Source, 4A Sink, High Frequency Half-Bridge Driver with Tri-Level PWM Input & Adjustable Dead Time

Description

The **RRP68145** is a 100V, 3A source, 4A sink high-frequency half-bridge MOSFET driver. The RRP68145 features a tri-level PWM input with programmable dead time. Its wide operating supply range of 6V to 18V and integrated high-side bootstrap diode supports driving the high-side and low-side NMOS in 100V half-bridge applications.

The RRP68145 features strong 3A source, 4A sink drivers with very fast 30ns typical propagation delay, making it optimal for high-frequency switching applications. VDD and boot UVLO protect against an undervoltage operation.

The tri-level input of the PWM pin controls the high-side and low-side drivers with a single pin. When the PWM input is at logic high, the high-side bridge FET is turned on and the low-side FET is off. When the input is at logic low, the low-side bridge FET is turned on and the high-side FET is turned off. When the input voltage is in the mid-level state, both the high-side and low-side bridge FETs are turned off. The PWM threshold levels are proportional to an external input reference voltage on the VREF pin, allowing PWM operation across a 2.7V to 5.5V logic range.

The RRP68145 offers 16 Ld 3x3mm TQFN package.

Features

- 115V_{DC} bootstrap supply maximum voltage supports 100V on the half-bridge
- 3A source and 4A sink gate driver
- Fast propagation delay: 30ns typical delay
- Integrated 0.5Ω typical bootstrap diode
- Wide 6V to 18V operating voltage range
- VDD and boot Undervoltage Lockout (UVLO)
- Robust noise tolerance: wide hysteresis at inputs
- HS pin tolerates up to -10V continuous
- Tri-Level PWM input with logic threshold levels set by external VREF pin from 2.7V to 5.5V
- Programmable dead time prevents shoot-through adjustable from 35ns to 350ns with a single resistor

Applications

- Data center half-bridge and full-bridge DC/DC converters
- Hybrid switch cap converter
- H-Bridge motor driver
- Two-switch forward and active clamp converters
- Multiphase PWM DC/DC controllers
- Class-D amplifiers




Figure 1. PWM Input Bridge Driver Typical Application

Contents

1. Overview	3
1.1 Block Diagrams	3
2. Pin Information	4
2.1 Pin Assignments	4
2.2 Pin Descriptions	4
3. Specifications	5
3.1 Absolute Maximum Ratings	5
3.2 Recommended Operating Conditions	5
3.3 Thermal Information	6
3.4 Electrical Specifications	6
3.5 Switching Specifications	8
3.6 Timing Diagrams	9
4. Typical Performance Curves	10
5. Functional Description	14
5.1 Gate Drive for NMOS Half-Bridge	14
5.2 Functional Overview	14
6. Applications Information	14
6.1 PWM Input Control	14
6.2 VREF Input	15
6.3 EN Pin	15
6.4 Power Sequencing	15
6.5 Selecting the Boot Capacitor Value	16
6.6 VDD Decoupling Capacitor	16
6.7 RDT and Dead Time Delay	16
6.8 HO and LO Outputs	17
6.9 Power Dissipation	17
6.9.1 Gate Power (for the HO and LO Outputs)	17
6.9.2 Boot Diode Dissipation	18
6.9.3 Dynamic Operating Current	18
6.9.4 Total Power Dissipation	18
6.9.5 Junction Operating Temperature	18
7. PCB Layout Guidelines	18
8. Package Outline Drawing	20
9. Ordering Information	20
10. Revision History	20
A. ECAD Design Information	21

1. Overview

1.1 Block Diagrams




Figure 2. Block Diagram

2. Pin Information

2.1 Pin Assignments




Figure 3. Pin Assignments - Top View

2.2 Pin Descriptions

Pin Number	Pin Name	Description
1	LO	Low-side output driver. Connect to the gate of the low-side MOSFET.
2	VSS	Ground reference for the VDD supply. Provides the ground return path for driver circuitry and internal reference.
3	PWM	Tri-level PWM input. Logic high drives HO high and LO low. Logic low drives HO low and LO high. In the mid-level state, both outputs are driven low. An internal resistor network biases the PWM pin to 50% of VREF when the pin is left floating to set the mid-level state.
4	EN	Output enable pin. When EN is low, HO = LO = 0. An internal 100kΩ pull-down resistor places EN in the low state when the pin is left floating. Output is enabled when EN is high (VDD tolerant).
5	RDT	Programmable dead time control pin. Place a resistor from the RDT pin to VSS to set the dead time from 35ns to 350ns. The resistor range is 10kΩ to 100kΩ. Short the RDT pin to VSS to set the dead time to 15ns. See PCB Layout Guidelines and RDT and Dead Time Delay for more information.
6	NC	No Connect. No electrical connection from this pin to the IC.
7	GND	Ground reference for the VDD supply. Provides the ground return path for driver circuitry and internal reference.
8	NC	No Connect. No electrical connection from this pin to the IC.
9	VREF	Reference voltage that sets the PWM logic level thresholds. Analog supply range of 2.7V to 5.5V. Decouple VREF to VSS with a 0.1μF ceramic capacitor. If VREF is below 2.7V, the PWM inputs are ignored and HO = LO = 0. An internal 100kΩ pull-down resistor places VREF in the low state when the pin is left floating.
10	HS	High-side gate driver reference node. Connect to the source of the high-side MOSFET. Connect the bootstrap capacitor to this pin and HB.
11	HO	High-side output driver. Connect to the gate of the high-side MOSFET.
12	HB	High-side bootstrap supply voltage for the upper gate driver referenced to HS. Connect the bootstrap capacitor to this pin and HS.
13	VDD	Analog input supply voltage and positive supply for the lower gate driver. Decouple this pin to ground with a 4.7μF or larger high-frequency ceramic capacitor to VSS. An additional 0.1μF ceramic decoupling capacitor placed close to VDD and VSS pin is recommended.
14	NC	No Connect. No electrical connection from this pin to the IC.
15	NC	
16	NC	

3. Specifications

3.1 Absolute Maximum Ratings

Caution: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

Parameter ^[1]	Minimum	Maximum	Unit
Supply Voltage, VDD	-0.3	+20	V
Boot Voltage, HB Referenced to HS	-0.3	+20	V
Bootstrap Voltage, HB Referenced to VSS	-0.3	+120	V
Bootstrap Voltage, HB Referenced to VDD	-0.3	+110	V
Continuous Voltage on HS	The greater of [-10 or -(20 - V _{DD})]	+120	V
EN	-0.3	V _{DD} + 0.3	V
PWM, VREF, RDT Voltage	-0.3	+6	V
Voltage on LO	-0.3	V _{DD} + 0.3	V
Transient Voltage on LO (Repetitive Transient for 100ns)	-2	-	V
Voltage on HO	V _{HS} - 0.3	V _{HB} + 0.3	V
Transient Voltage on HO (Repetitive Transient for 100ns)	V _{HS} - 2	-	V
Maximum Junction Temperature	-65	+150	°C
Maximum Storage Temperature Range	-55	+140	°C
Human Body Model (Tested per JS-001-2023)	-	2.5	kV
Charged Device Model (Tested per JS-002-2022)	-	1	kV
Latch-Up (Tested per JESD78E; Class 2, Level A)	-	100	mA

1. All voltages referenced to VSS unless otherwise specified.

3.2 Recommended Operating Conditions

Parameter ^[1]	Minimum	Maximum	Units
Supply Voltage, VDD	+6	+18	V
EN	0	V _{DD}	V
PWM, VREF Inputs	0	+5.5	V
Resistor on RDT pin to VSS for Programmable Dead Time	+10	+100	kΩ
Boot Voltage, HB Referenced to HS	V _{DD} - 1	+18	V
Bootstrap Voltage, HB	-	+115	V
Continuous Voltage on HS	The greater of [-10 or -(20 - V _{DD})]	+100	V
HS Slew Rate	-	<50	V/ns
Operating Temperature Range	-40	+125	°C

1. All voltages referenced to VSS unless otherwise specified.

3.3 Thermal Information

Parameter	Package	Symbol	Conditions	Typical Value	Unit
Thermal Resistance	16 Ld TQFN	$\theta_{JA}^{[1]}$	Junction to ambient	61	°C/W
		$\theta_{JC}^{[2]}$	Junction to case	21	°C/W
Maximum Power Dissipation	16 Ld TQFN	$P_d^{[3]}$	+25°C in Free Air	2.05	W

1. θ_{JA} is measured in free air with the component mounted on a high-effective thermal conductivity test board with direct attach features. See [TB379](#) for details.
2. For θ_{JC} , the case temperature is measured on the package bottom surface at pin #7.
3. Specified at published junction to ambient thermal resistance for a junction temperature of +150°C. See Note 1 for test condition to establish junction to ambient thermal resistance.

3.4 Electrical Specifications

VDD = HB = EN = 12V; VSS = HS = 0V; VREF = 5V; PWM = 2.5V. No load on LO or HO, unless otherwise specified. **Boldface limits apply across the operating temperature range, -40°C to +125°C.**

Parameters	Symbol	Test Conditions	Min ^[1]	Typ	Max ^[1]	Unit
Supply Currents						
V _{DD} Quiescent Current	I _{DDQ}	PWM = 0.5 x VREF; EN = 1; RDT = 1kΩ; 100kΩ	-	455	700	μA
V _{DD} Quiescent Current	I _{DDQ}	PWM = 0.5 x VREF; EN = 1; RDT = 10kΩ	-	800	1000	μA
V _{DD} Operating Current	I _{DDO}	f _{SW} = 500kHz; PWM = 50% square wave to VREF; RDT = 10kΩ	-	2	2.32	mA
V _{DD} Disabled Current	I _{DDSD}	EN = 0; RDT = 1kΩ; 100kΩ	-	440	580	μA
V _{DD} Disabled Current	I _{DDSD}	EN = 0; RDT = 10kΩ	-	780	900	μA
HB to HS Quiescent Current	I _{HBQ}	PWM = VREF; EN = 1	-	370	475	μA
HB to HS Leakage Current	I _{HBQ}	EN = 0, HS = GND	300	530	750	μA
HB to HS Operating Current	I _{HBO}	f _{SW} = 500kHz; PWM = 50% square wave to VREF; RDT = 100kΩ	-	1.9	2.5	mA
HB to V _{SS} Operating Current	I _{HBSO}	f _{SW} = 500kHz; PWM = 50% square wave to VREF; V _{HB} = 115V; V _{HS} = 100V; RDT = 100kΩ	-	115	200	μA
HB to V _{SS} Leakage Current	I _{HBS}	PWM = 0.5 x VREF; V _{HB} = V _{HS} = 100V	-	80	150	μA
Tri-Level PWM Input						
Middle to High Level Threshold	V _{PWMHR}	VREF = 2.7V and 5.5V	63.6	66	69.7	% VREF
High to Middle Level Threshold	V _{PWMHF}	VREF = 2.7V and 5.5V	53.7	56	59.6	% VREF
High/Middle Level Hysteresis	-	VREF = 2.7V and 5.5V	-	10	-	% VREF
Low to Middle Level Threshold	V _{PWMLR}	VREF = 2.7V and 5.5V	30.3	33	36.3	% VREF
Middle to Low Level Threshold	V _{PWMLF}	VREF = 2.7V and 5.5V	19.5	23	26.3	% VREF
Low/Middle Level Hysteresis	-	VREF = 2.7V and 5.5V	-	10	-	% VREF
PWM Open Circuit Voltage	V _{FLOAT}	PWM pin floating; VREF = 2.7V and 5.5V	48	50	52	% VREF
Logic High Input Current	I _{PWMH}	PWM = 3V; VREF = 3V; Sourcing	-	16	-	μA
Logic Low Input Current	I _{PWML}	PWM = 0V; VREF = 3V; Sinking	-	16	-	μA
PWM Pull-Up Resistance	R _{UP}	To VREF	-	180	-	kΩ
PWM Pull-Down Resistance	R _{DOWN}	To VSS	-	180	-	kΩ

VDD = HB = EN = 12V; VSS = HS = 0V; VREF = 5V; PWM = 2.5V. No load on LO or HO, unless otherwise specified. **Boldface limits apply across the operating temperature range, -40°C to +125°C. (Cont.)**

Parameters	Symbol	Test Conditions	Min ^[1]	Typ	Max ^[1]	Unit
Minimum Input Pulse Width for Response at Output	T _{MIN}	No load on HO and LO; Output drives to rail	-	20	-	ns
VREF Input						
VREF Enabled Rising Threshold	V _{VREF_R}	PWM = 0; EN = 1; RDT = 1kΩ	-	2.55	2.7	V
VREF Disabled Hysteresis	V _{VREF_H}	PWM = 0; EN = 1; RDT = 1kΩ	-	0.18	-	V
VREF Enable Delay	t _{VREF_R}	PWM = 0; EN = 1; RDT = 1kΩ	-	175	-	ns
VREF Disabled Delay	t _{VREF_F}	PWM = 0; EN = 1; RDT = 1kΩ	-	110	-	ns
VREF Pull-Down Resistance to VSS	R _{VREF}	VREF = 3V; PWM = Float	-	90	-	kΩ
EN Input						
Low-Level Threshold	V _{ENL}	-	1.26	1.38	1.47	V
High-Level Threshold	V _{ENH}	-	1.84	2.1	2.31	V
Input Threshold Hysteresis	V _{HYS}	-	-	0.72	-	V
Input Pull-Down Resistance	R _{EN}	V _{EN} = VDD; To VSS	-	90	-	kΩ
EN High Propagation Delay	t _{ENH}	RDT = 1kΩ; PWM = 0	450	800	1100	ns
EN Low Propagation Delay	t _{ENL}	RDT = 1kΩ; PWM = 0	-	115	150	ns
Undervoltage Protection						
V _{DD} Rising UVLO Threshold	V _{DDR}	-	5.3	5.6	5.9	V
V _{DD} Falling UVLO Threshold	V _{DDF}	-	4.75	5.1	5.35	V
V _{DD} Threshold Hysteresis	V _{DDH}	-	-	0.5	-	V
V _{DD} Rising UVLO Delay	-	Characterization only. No limits.	-	1	-	μs
V _{DD} Falling UVLO Delay	-	Characterization only. No limits.	-	2	-	μs
V _{HB} Rising Threshold	V _{HBR}	-	4.8	5.1	5.4	V
V _{HB} Falling Threshold	V _{HBF}	-	4.25	4.6	4.85	V
V _{HB} Threshold Hysteresis	V _{HBH}	-	-	0.5	-	V
V _{HB} Rising UVLO Delay	-	Characterization only. No limits.	-	10	-	μs
V _{HB} Falling UVLO Delay	-	Characterization only. No limits.	-	12	-	μs
Bootstrap Diode						
Low Current Forward Voltage	V _{FL}	I _{VDD - HB} = 100μA	-	0.65	0.85	V
High Current Forward Voltage	V _{FH}	I _{VDD - HB} = 100mA	-	0.85	1	V
Dynamic Resistance	R _D	R _D = ΔV _D /ΔI _{VDD-HB} I _{VDD-HB} = 80mA and 100mA	-	0.5	0.9	Ω
Reverse Bias Leakage	I _R	V _{HB} = V _{HS} = 100V; VDD = 0V	-	0.11	-	μA
Reverse Recovery Time	t _{RR}	100mA forward to 100V reverse	-	50	-	ns
LO Gate Driver						
Low-Level Output Voltage	V _{OL_LO}	I _{LO} = 100mA sink	-	0.1	0.17	V
High-Level Output Voltage	V _{OH_LO}	I _{LO} = 100mA source V _{OH_LO} = VDD - V _{LO}	-	0.16	0.27	V
Peak Pull-Up Source Current	I _{OH_LO}	V _{LO} = 0V; Limits are internal specifications only	-	3	-	A
Peak Pull-Down Sink Current	I _{OL_LO}	V _{LO} = 12V; Limits are internal specifications only	-	4	-	A
LO Pin Pull-Down Resistance	R _{LO}	VDD = 0V; LO = 100mV; To VSS	-	140	-	kΩ
HO Gate Driver						
Low-Level Output Voltage	V _{OL_HO}	I _{HO} = 100mA sink	-	0.1	0.17	V
High-Level Output Voltage	V _{OH_HO}	I _{HO} = 100mA source V _{OH_HO} = V _{HB} - V _{HO}	-	0.16	0.27	V

VDD = HB = EN = 12V; VSS = HS = 0V; VREF = 5V; PWM = 2.5V. No load on LO or HO, unless otherwise specified. **Boldface limits apply across the operating temperature range, -40°C to +125°C. (Cont.)**

Parameters	Symbol	Test Conditions	Min ^[1]	Typ	Max ^[1]	Unit
Peak Pull-Up Current	I_{OH_HO}	$V_{HO} = 0V$; Limits are internal specifications only.	-	3	-	A
Peak Pull-Down Current	I_{OL_HO}	$V_{HO} = V_{HB}$; Limits are internal specifications only.	-	4	-	A
HO Pin Pull-Down Resistance	R_{HO}	HB - HS = 0V; HO = 100mV; To HS	-	450	-	kΩ

1. Compliance to datasheet limits is assured by one or more methods: production test, characterization, and/or design.

3.5 Switching Specifications

VDD = HB = 12V; VSS = HS = 0V; PWM = 0V to V_{REF} ; RDT = 1kΩ, 10kΩ, or 100kΩ. No load on LO or HO, unless otherwise specified. **Boldface limits apply across the operating temperature range, -40°C to +125°C.**


Parameters	Symbol	Test Conditions	Min ^[1]	TYP	Max ^[1]	Unit
Propagation Delays						
HO Turn-Off Propagation Delay	t_{PDHO}	PWM falling to HO falling; VREF = 5V; RDT = 1kΩ; VDD = HB - HS = 12V	-	30	40	ns
		PWM falling to HO falling; VREF = 5V; RDT = 1kΩ; VDD = HB - HS = 6V	-	30	40	ns
LO Turn-Off Propagation Delay	t_{PDLO}	PWM rising to LO falling; VREF = 5V; RDT = 1kΩ; VDD = HB - HS = 12V	-	30	43	ns
		PWM rising to LO falling; VREF = 5V; RDT = 1kΩ; VDD = HB - HS = 6V	-	30	43	ns
Turn-Off Propagation Delay Matching	$t_{PDMATCH}$	$t_{PDHO} - t_{PDLO}$; VREF = 5V; RDT = 1kΩ; VDD = HB - HS = 12V	-10	2	10	ns
		$t_{PDHO} - t_{PDLO}$; VREF = 5V; RDT = 1kΩ; VDD = HB - HS = 6V	-10	2	10	ns
PWM High to Mid State to HO Off Propagation Delay	$t_{PD_PWM_HM}$	VREF = 5V; RDT = 1kΩ; PWM 5V to 2.5V	-	70	90	ns
PWM Mid to High State to HO On Propagation Delay	$t_{PD_PWM_MH}$	VREF = 5V; RDT = 1kΩ; PWM 2.5V to 5V	-	60	82	ns
PWM Low to Mid state to LO Off Propagation Delay	$t_{PD_PWM_LM}$	VREF = 5V; RDT = 1kΩ; PWM 0V to 2.5V	-	70	87	ns
PWM Mid to Low State to LO On Propagation Delay	$t_{PD_PWM_ML}$	VREF = 5V; RDT = 1kΩ; PWM 2.5V to 0V	-	60	79	ns
RDT Programmable Dead Time Delays^[2]						
Minimum Dead Time Delay HO Falling to LO Rising	t_{DTHL_MIN}	RDT = 1kΩ, PWM high to low	5	11	18	ns
Minimum Dead Time Delay LO Falling to HO Rising	t_{DTLH_MIN}	RDT = 1kΩ, PWM low to high	5	11	18	ns
Low Range Delay HO Falling to LO Rising	t_{DTHL_LOW}	RDT = 10kΩ, PWM high to low	30	36	45	ns
Low Range Delay LO Falling to HO Rising	t_{DTLH_LOW}	RDT = 10kΩ, PWM low to high	30	36	45	ns
High Range Delay HO Falling to LO Rising	t_{DTHL_HIGH}	RDT = 100kΩ, PWM high to low	300	360	425	ns
High Range Delay LO Falling to HO Rising	t_{DTLH_HIGH}	RDT = 100kΩ, PWM low to high	300	360	425	ns
Maximum Dead Time Delay HO Falling to LO Rising	t_{DTHL_MAX}	RDT = 200kΩ, PWM high to low	-	715	-	ns
Maximum Dead Time Delay LO Falling to HO Rising	t_{DTLH_MAX}	RDT = 200kΩ, PWM low to high	-	745	-	ns

VDD = HB = 12V; VSS = HS = 0V; PWM = 0V to V_{REF}; RDT = 1kΩ, 10kΩ, or 100kΩ. No load on LO or HO, unless otherwise specified.
Boldface limits apply across the operating temperature range, -40°C to +125°C. (Cont.)


Parameters	Symbol	Test Conditions	Min ^[1]	TYP	Max ^[1]	Unit
Dead Time Delay Matching	t _{MATCH_MIN}	RDT = 1kΩ	-	2.5	-	ns
	t _{MATCH_LOW}	RDT = 10kΩ	-	2.5	-	ns
	t _{MATCH_HIGH}	RDT = 100kΩ	-30	-	30	ns
	t _{MATCH_HIGH}	RDT = 200kΩ	-	30	-	ns
Rise and Fall Times						
LO/HO Output Rise Time	t _{RISE1}	C _{LOAD} = 1nF; VDD = HB - HS = 12V 10% to 90%	-	20	-	ns
		C _{LOAD} = 1nF; VDD = HB - HS = 6V 10% to 90%	-	20	-	ns
	t _{RISE2}	C _{LOAD} = 100nF; VDD = HB - HS = 12V 10% to 90%	-	435	1010	ns
		C _{LOAD} = 100nF; VDD = HB - HS = 6V 10% to 90%	-	355	1010	ns
LO/HO Output Fall Time	t _{FALL1}	C _{LOAD} = 1nF; VDD = HB - HS = 12V 90% to 10%	-	20	-	ns
		C _{LOAD} = 1nF; VDD = HB - HS = 6V 90% to 10%	-	20	-	ns
	t _{FALL2}	C _{LOAD} = 100nF; VDD = HB - HS = 12V 90% to 10%	-	365	790	ns
		C _{LOAD} = 100nF; VDD = HB - HS = 6V 90% to 10%	-	290	790	ns

- Compliance to datasheet limits is assured by one or more methods: production test, characterization, and/or design.
- Dead Time is defined as the time between LO falling to HO rising or between HO falling to LO rising. See [Timing Diagrams](#) for measurement specification.

3.6 Timing Diagrams




t_{PDLO}: Propagation Delay from PWM rising to LO falling to 50% of LO.
t_{PDHO}: Propagation Delay from PWM falling to HO falling to 50% of HO.
Delay matching: t_{PDLO} - t_{PDHO}



t_{PDLO1}: Propagation Delay from PWM entering mid state to LO falling.
t_{PDHO1}: Propagation Delay from PWM entering mid state to HO falling.
t_{PDLO2}: Propagation Delay from PWM exiting mid state to LO rising.
t_{PDHO2}: Propagation Delay from PWM exiting mid state to HO rising.

Figure 4. Propagation Delay Timing Diagrams



t_{DTLH} : Dead time from LO falling to 50% to HO rising to 50%.

t_{DTHL} : Dead time from HO falling to 50% to LO rising to 50%.

Programmable Dead Time Delay Matching: $t_{DTLH} = t_{DTHL}$

Figure 5. Programmable Dead Time Delay Timing Diagram

4. Typical Performance Curves

Unless otherwise specified, operating conditions at: $T = +25^{\circ}\text{C}$; $V_{DD} = EN = 12\text{V}$; $V_{SS} = HS = 0\text{V}$; Capacitor from HB to HS pin $C_{BOOT} = 0.22\mu\text{F}$; $100\text{k}\Omega$ load on LO to V_{SS} and HO to HS.




Figure 6. I_{DD} Quiescent Current ($R_{DT} = 1\text{k}$) vs Temperature vs V_{DD}




Figure 7. I_{HB} Quiescent Current vs Temperature vs V_{DD}




Figure 8. I_{DDSD} Disabled Current ($R_{DT} = 1\text{k}$) vs Temperature vs V_{DD}




Figure 9. I_{HBSD} Disabled Current ($R_{DT} = 1\text{k}$) vs Temperature vs V_{DD}

Unless otherwise specified, operating conditions at: $T = +25^{\circ}\text{C}$; $V_{DD} = V_{EN} = 12\text{V}$; $V_{SS} = V_{HS} = 0\text{V}$; Capacitor from HB to HS pin $C_{BOOT} = 0.22\mu\text{F}$; $100\text{k}\Omega$ load on LO to VSS and HO to HS. (Cont.)




Figure 10. I_{DD} Operating Current ($R_{DT} = 10\text{k}$) vs Frequency vs V_{DD}




Figure 11. I_{DD} Operating Current ($R_{DT} = 10\text{k}$) vs Frequency vs Capacitance Load




Figure 12. I_{HB} Operating Current ($R_{DT} = 10\text{k}$) vs Frequency vs V_{DD}




Figure 13. I_{HB} Operating Current ($R_{DT} = 10\text{k}$) vs Frequency vs Capacitance Load




Figure 14. PWM Threshold Levels vs Temperature




Figure 15. PWM Floating Pin Voltage vs Temperature vs V_{DD}

Unless otherwise specified, operating conditions at: T = +25°C; VDD = EN = 12V; VSS = HS = 0V; Capacitor from HB to HS pin C_{BOOT} = 0.22μF; 100kΩ load on LO to VSS and HO to HS. (Cont.)




Figure 16. EN Input Threshold vs Temperature vs V_{DD}




Figure 17. VDD UVLO Rising and Falling Threshold vs Temperature




Figure 18. HB UVLO Rising and Falling Threshold vs Temperature




Figure 19. Boot Diode Impedance vs Temperature




Figure 20. Boot Diode I-V Curve vs Temperature




Figure 21. HO/LO Output Current (47nF load) vs Supply Voltage

Unless otherwise specified, operating conditions at: T = +25°C; VDD = EN = 12V; VSS = HS = 0V; Capacitor from HB to HS pin C_{BOOT} = 0.22μF; 100kΩ load on LO to VSS and HO to HS. (Cont.)




Figure 22. HO/LO Output Voltage vs Temperature vs Supply Voltage (For Loading See [Electrical Specifications](#))




Figure 23. PWM Propagation Delay vs Temperature vs VDD




Figure 24. PWM Propagation Delay Matching vs Temperature vs VDD




Figure 25. Dead Time Delay (25°C) vs RDT Resistor vs VDD




Figure 26. Dead Time Delay (VDD = 12V) vs RDT Resistor vs Temperature

5. Functional Description

5.1 Gate Drive for NMOS Half-Bridge

The RRP68145 is a MOSFET driver for half-bridge, full-bridge, two-switch forward, active clamp, or synchronous buck configurations. In half-bridge configurations, the gate of the low-side FET requires a ground referenced signal above the gate threshold voltage to switch on and off. The high-side FET source terminal is connected to the drain of the low-side FET and is called the Phase or Switch node. When the high-side FET is on, the source terminal is at the high voltage supply. The gate drive of the high-side FET requires a floating bootstrap supply to properly drive the high-side FET gate voltage relative to its source terminal. A bootstrap circuit is implemented on these drivers to properly switch the high-side and low-side MOSFET.

5.2 Functional Overview

The RRP68145 is designed to switch the MOSFET up to 100V half-bridge configurations. The driver features strong 3A sourcing and 4A sinking output drive capability and fast 30ns propagation delay time to switch low $r_{DS(ON)}$ MOSFETs for up to 1MHz applications. With an integrated bootstrap diode, the floating high-side bias requires only an external bootstrap capacitor to properly drive the high-side FET.

The driver integrates UVLO on both the VDD and Boot supply to prevent low gate voltage drive to the MOSFETs. The RRP68145 can operate across a wide VDD voltage range of 6V to 18V.

The RRP68145 features a single tri-level PWM input to control both the high-side and low-side drivers. The tri-level thresholds are set by an external VREF pin, which allows PWM control from 2.7V to 5.5V logic supply voltages. When PWM is high, the high-side driver is sourcing and the low-side driver is sinking. When PWM is low, the low-side driver is sourcing and the high-side driver is sinking. When PWM is at mid-level, both driver outputs are sinking to put the half-bridge in a high-impedance state. The RRP68145 also has an EN pin to enable the input logic control, or disable it and place the half-bridge in high-impedance state. This EN pin feature is useful to prevent false switching of the MOSFETs during controller startup. See [Applications Information](#) for more information about the PWM input control.

The RRP68145 controls dead time with an adjustable dead time delay pin (RDT). A resistor to ground sets a dead time delay of the rising edge of the driver output. See [Applications Information](#) for more information about setting the adjustable dead time delay.

6. Applications Information

6.1 PWM Input Control

The RRP68145 PWM input is a tri-level logic pin. The following defines the three levels:

- Low-level – This level turns on the lower gate drive and turns off the upper gate drive.
- High-level – This level turns on the upper gate drive and turns off the lower gate drive.
- Mid-level – This level turns off both gate driver outputs to place the half-bridge in a high-impedance state.

By design, the PWM input prevents a controller from turning both drivers on, providing shoot-through protection against faulted input logic that can occur from a two input driver inadvertently turning both drivers on. PWM logic thresholds are referenced to the VREF pin and function from 2.7V to 5.5V. Typical 180kΩ internal resistors on the PWM pin bias to the mid-level of 50% VREF when there is no external PWM signal, turning both sink drivers on and setting the half-bridge to high impedance. The PWM input is tolerant up to 5.5V regardless of the VREF voltage.

6.2 VREF Input

The VREF input sets the PWM input threshold levels. The valid VREF voltage range is 2.7V to 5.5V. If VREF is below its UVLO threshold, driver outputs do not respond to PWM inputs and both output sink drivers turn on, setting the half-bridge to high-impedance. An internal pull-down impedance of 100k Ω pulls VREF below the UVLO threshold when the pin is floating.

6.3 EN Pin

When the EN pin is logic high, driver outputs respond to PWM inputs. When logic low, the driver outputs do not respond to PWM inputs and both output sink drivers turn on, setting the half-bridge to high-impedance. An internal pull-down impedance of 100k Ω pulls EN low when it is floating. The EN input is 3.3V logic-level compatible and VDD voltage tolerant.

6.4 Power Sequencing

Renesas recommends using the RRP68145 by tying the EN pin to an external MCU logic I/O for proper power sequencing control.

The proper power turn-on sequence is:

1. VDD
2. VREF
3. EN pin high to enable the driver

The proper power turn-off sequence is:

1. EN pin low to disable the driver
2. VREF
3. VDD

In applications where tying the EN pin to VDD is required, understand there can be unintended turn-on transitions on LO and HO when VREF is rising or falling with EN logic high, depending on the PWM pin voltage to VREF. With the driver enabled and when VREF is rising or falling, the PWM tri-level logic input thresholds are dependent on the transitioning VREF voltage. The PWM open-circuit voltage is referenced to 50% of the VREF voltage. The high-impedance voltage divider resistors on the PWM pin coupled with the internal pin capacitance form an RC circuit. During the transient turn-on and turn-off of VREF, the PWM pin open-circuit floating voltage rises to (and falls from) 50% of VREF with an RC time constant delay relative to VREF voltage. Depending on the VREF dv/dt, the PWM open-circuit floating voltage can lag VREF. When PWM lags behind VREF, the PWM comparators can see logic low on VREF turn-on (and therefore LO turns on) and see logic high on VREF turn-off (and therefore HO turns on) until the PWM voltage falls into the mid-level logic window or VREF hits its UVLO threshold. Although the HO/LO transitions in response to VREF ON and OFF do not violate driver operation or produce bridge shoot through, it is not a required transient response.

Therefore, the recommended operation of RRP68145 is to externally control the EN pin logic input such that VDD and VREF voltages are stabilized before enabling the driver or the driver is disabled first before turning off VDD and VREF. The VREF pin can also be tied to the bias voltage for the PWM output of the controlling MCU.

For EN = VDD applications, several options can be considered to mitigate the potential issue:

- Place external pull-up and pull-down resistors (such as 22k Ω) on the PWM pin to reduce the overall resistance and the lag of the PWM voltage behind VREF.
- Apply slower rise/fall time (1 μ s to 2 μ s) on VREF to allow the PWM floating pin to track VREF.

6.5 Selecting the Boot Capacitor Value

To provide the proper gate drive to the high-side FET, the high-side driver bias on the RRP68145 is handled with a bootstrap capacitor across the HB and HS pins. The boot capacitor is recharged whenever the HS pin voltage goes low and forward biases the boot diode across VDD to HB. Select the boot capacitor based on the total Q_{gs} of the high-side MOSFET, switching frequency, VDD supply, and the total boot impedance, including the dynamic resistance of the boot diode. Connect the boot capacitor close to the RRP68145 HB and HS pins. A low ESL, high-frequency X7R or better ceramic capacitor is recommended.

The boot capacitor value is chosen not only to supply the internal bias current of the high-side driver but also more significantly, to provide the gate charge of the high-side driven MOSFET without causing the boot voltage to sag excessively. To ensure the proper value of the bootstrap capacitor is selected, the following guideline provides equations for calculating the boot capacitance needed.

- V_{DD} = Driver bias charging supply
- ΔV_{BOOT} = Maximum allowable voltage dip to ensure proper function; generally 500mV
- $V_{HB} = V_{DD} - 0.7V = V_{HO}$ = Boot voltage and high-side driver bias voltage, referenced to HS
- t_{ON} = Longest on-time of the high-side; for simplicity assume the entire switching period $t_{ON} = 1/f_{sw}$
- Q_{GS_MAX} = Maximum gate charge, from MOSFET datasheet
- I_{GS_LKG} = Maximum MOSFET gate-source leakage current, from MOSFET datasheet
- R_{GS} = Minimum gate-source discharge resistance; usually not less than 10k Ω
- I_{HBQ} = Boot quiescent current with HI = 1 or PWM = 1

The minimum C_{BOOT} capacitance required to ensure proper functionality becomes dependent on the total charge required during the on state of the high side when the C_{BOOT} is not charging, along with the allowable change in voltage of the boot.

Use Equation 1 to calculate the total charge required for one switching cycle of the high-side MOSFET.

$$(EQ. 1) \quad Q_{TOTAL} = Q_{GS_MAX} + \left(I_{GS_LKG} + I_{HBQ} + \frac{V_{HO}}{R_{GS}} \right) \times t_{ON}$$

Use Equation 2 to calculate the boot capacitor needed to support the total charge and allowable boot voltage dip requirements:

$$(EQ. 2) \quad C_{BOOT} = \frac{Q_{TOTAL}}{\Delta V_{BOOT}}$$

6.6 VDD Decoupling Capacitor

For VDD decoupling, Renesas recommends selecting a capacitor that is at least 10x the value of the boot capacitor. In addition, place a low ESL, high-frequency, X7R or better ceramic capacitor of 1nF to 10nF close to the RRP68145 VDD and VSS pins for high-frequency decoupling.

6.7 RDT and Dead Time Delay

The PWM function of the RRP68145 inherently prevents driver input shoot-through conditions by allowing only one driver that is sourcing output to be active at one time. However, because MOSFET gate-source capacitance causes FET turn-on/off times to be delayed, it is necessary to have some extra dead time at the driver outputs to prevent shoot-through conditions. The RRP68145 implements programmable dead time through the RDT pin function.

A resistor on the RDT pin to VSS sets the RRP68145 adjustable dead time delay. The delay is between the following:

- The falling edge of the LO output to the rising edge of the HO output
- The falling edge of the HO output to the rising edge of the LO output

The propagation delay from the PWM input to the falling edge on LO or HO is not affected by the adjustable dead time delay circuit. For example, when PWM goes high, LO goes low from the PWM with the LO propagation delay and HO goes high after the dead time delay set by the R_{DT} resistor. Similarly, when PWM goes low, HO goes low from the PWM with the HO propagation delay and LO goes high after the dead time delay set by the RDT resistor.

The recommended resistance range on the RDT pin to VSS is 10kΩ to 100kΩ, which sets a dead time delay range typically of 35ns to 350ns. If resistance is less than 1kΩ, the adjustable dead time delay is disabled and the nominal dead time delay on the rising edge is 15ns. Renesas recommends shorting the RDT pin to VSS to disable the adjustable delay function. The dead time delay set by the R_{DT} resistor is adjustable on the fly in operation except for the disabled condition, where the disabled state is detected and latched in on POR and resets after going through UVLO. Resistance values outside of 10kΩ to 100kΩ produce a faster or slower dead time delay beyond the 35ns to 350ns range but the accuracy and matching performance is not guaranteed.

A 1.2V reference on the RDT pin drives a current through the R_{DT} resistor. The current is mirrored and drives an internal oscillator to set the dead time delay.

Note: Because the RDT pin signal is analog, as the RDT resistance is increased, the sensitivity to parasitic capacitive and inductive pickup increases. When laying out the PCB, keep high dv/dt nodes away from the RDT pin and resistor. Guard ringing and/or shielding can also be used to shunt away dv/dt injected currents.

6.8 HO and LO Outputs

The HO and LO driver outputs can source 3A peak and sink 4A peak currents for driving capacitive loads such as the NMOS gate-source terminals. The strong gate drive allows low $r_{DS(ON)}$, high Q_{gs} FETs to be switched on and off quickly with minimal switching loss during the voltage and current cross-over region at the MOSFET drain and source.

The fast propagation delay (30ns typical) supports wide duty cycle and high-frequency applications robustly up to 1MHz.

Additionally, the LO pin has a pull-down impedance to VSS of 140kΩ and the HO pin has a pull-down impedance to HS of 450kΩ. These internal pull-down resistors prevent charge accumulation at the external MOSFET gate-source capacitance that would turn on the FETs when there is no VDD bias on the RRP68145 driver, preventing a possible shoot-through condition at initial power-up.

6.9 Power Dissipation

The power dissipation of the RRP68145 is typically dominated by the gate charge required by the driven bridge MOSFET and the switching frequency. The internal bias, boot diode, and MOSFET gate leakage also contribute to the total dissipation, but these losses are usually less significant compared to the switching gate charge losses. The calculation of the power dissipation of the RRP68145 is approximated by [Equation 3](#) through [Equation 9](#):

6.9.1 Gate Power (for the HO and LO Outputs)

Use [Equation 3](#) to calculate the gate power.

$$(EQ. 3) \quad P_{gate} = (Q_{gateH} + Q_{gateL}) \times Freq \times VDD$$

where

- Q_{gateH} is the total gate charge of the high-side FET.
- Q_{gateL} is the total gate charge of the low-side bridge FET.
- VDD is the bias to the RRP68145
- Freq is the PWM switching frequency operation.

This information is commonly found in the MOSFET datasheet typical performance curves for Q_{gs} vs Gate Voltage.

6.9.2 Boot Diode Dissipation

Equation 4 and Equation 5 represent the boot diode conduction loss from recharging the boot capacitor during the boot refresh cycle (phase node is low). The average current is proportional to the total charge delivered to the high-side MOSFET and the switching frequency.

$$(EQ. 4) \quad I_{diode_avg} = Q_{gate} \times Freq$$

$$(EQ. 5) \quad P_{diode} = I_{diode_avg} \times (0.7V + I_{diode_avg} \times R_{diode})$$

where

- 0.7V is the typical internal boot diode forward voltage of the RRP68145
- R_{diode} is the dynamic resistance of the boot diode. See Figure 20 and Figure 22.

6.9.3 Dynamic Operating Current

Use Equation 6 to calculate the dynamic power.

$$(EQ. 6) \quad P_{dynamic} = I_{dynamic} \times V_{HB}$$

where

- $I_{dynamic}$ is the dynamic operating current of the RRP68145 into the HB pin at the switching frequency.
- V_{HB} is the average boot to phase voltage and is approximately $V_{HB} - V_{HS} = V_{DD} - 0.7V$.

6.9.4 Total Power Dissipation

Use Equation 7 to calculate the total power dissipation.

$$(EQ. 7) \quad P_{total} = P_{gate} + P_{diode} + P_{dynamic}$$

6.9.5 Junction Operating Temperature

Use Equation 8 to calculate the junction temperature at the operating ambient temperature in the vicinity of the part, T_A .

$$(EQ. 8) \quad T_J = P_{total} \times \theta_{JA} + T_A$$

Use Equation 9 to calculate the junction temperature with the operating temperature of the PCB, T_{PCB} .

$$(EQ. 9) \quad T_J = P_{total} \times \theta_{JC} + T_{PCB}$$

7. PCB Layout Guidelines

The AC performance of the RRP68145 depends significantly on the design of the PCB. The following layout design guidelines are recommended to achieve optimum switching performance:

- It might be necessary to add resistance to dampen resonating parasitic circuits. PCB designs with long trace lengths on the LO and HO outputs might require series gate resistors on the bridge FETs to dampen the oscillations. It is good practice to place 0Ω chip resistors in series with the HO and LO driver outputs to the MOSFET gates.
- The routing of the half-bridge switching phase node to the RRP68145 HS pin should implement optimum layout practices. The PCB trace should be short and wide to minimize lead inductance. Also, route the HO trace directly above or below the HS trace to minimize ground loops.
- Understand how power currents flow. The high amplitude di/dt currents of the half-bridge FETs induce significant voltage transients on the associated traces and ground planes. Keep these high current paths away from sensitive low voltage signal traces.

- Avoid paralleling high di/dt traces with low-level signal lines. High di/dt induces currents in the low-level signal lines.
- Keep power loops as short as possible by routing the source and return traces on adjacent layers, directly above and beneath each other.
- When practical, minimize impedances in low-level signal circuits. The noise magnetically induced on a 10k resistor is 10x larger than the noise on a 1k resistor.
- Be aware of magnetic fields emanating from transformers and inductors. Core gaps in these structures are especially bad for emitting flux.
- If traces close to magnetic devices is necessary, align the traces so that they are parallel to the flux lines.
- Use low inductance components such as SMD chip resistors and chip capacitors with low Equivalent Series Inductance (ESL).
- Use decoupling capacitors to reduce the influence of parasitic inductance. To be effective, these capacitors must also have the shortest possible lead lengths to the component pins. If vias are used, connect several paralleled vias to reduce their inductance.
- Keep high dv/dt nodes away from low-level circuits. Guard ringing and/or shielding can be used to shunt away dv/dt injected currents from sensitive circuits. This is especially true for the RDT pin and resistor, and also the PWM and HI/LI signals.
- Avoid having a signal ground plane under a high dv/dt circuit. This injects high di/dt currents into the signal ground paths.
- Calculate power dissipation and voltage drop calculations for the power traces. Most PCB/CAD programs have built-in tools for calculation of trace resistance.
- Large power components (such as power FETs, electrolytic capacitors, power resistors) have internal parasitic inductance, which cannot be eliminated. Account for this in the PCB layout and circuit design.
- If simulating the circuits is required, consider including parasitic components.




Figure 27. PCB Layout Example (Top Layer PCB)

8. Package Outline Drawing

The package outline drawing is located at the end of this document and is accessible from the Renesas website. The package information is the most current data available and is subject to change without revision of this document.

9. Ordering Information

Part Number ^{[1][2]}	Part Marking	Package Description ^[3] (RoHS Compliant)	Pkg. Dwg. #	Carrier Type ^[4]	Temp. Range (°C)
RRP68145-NH0	68145	16 Ld 3x3 TQFN	L16.3x3H	Reel, 6k	-40°C to +125°C
RTKP68145DE0000BU	RRP68145 Evaluation Board				

1. These Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J-STD-020.
2. For Moisture Sensitivity Level (MSL), see the [RRP68145](#) device pages. For more information about MSL, see [TB363](#).
3. For the Pb-Free Reflow Profile, see [TB493](#).
4. See [TB347](#) for details about reel specifications.

10. Revision History

Revision	Date	Description
1.00	Sep 2, 2025	Initial release.

A. ECAD Design Information

This information supports the development of the PCB ECAD model for this device. It is intended to be used by PCB designers.

A.1 Part Number Indexing

Orderable Part Number	Number of Pins	Package Type	Package Code/POD Number
RRP68145-NH0	16	TQFN	L16.3X3H

A.2 Symbol Pin Information

A.2.1 16-TQFN



Pin Number	Primary Pin Name	Primary Electrical Type	Alternate Pin Name(s)
1	LO	Output	-
2	VSS	Power	-
3	PWM	Input	-
4	EN	Input	-
5	RDT	Input	-
6	NC	Passive	-
7	GND	Power	-
8	NC	Passive	-
9	VREF	Power	-
10	HS	Power	-
11	HO	Output	-
12	HB	Power	-
13	VDD	Power	-
14	NC	Passive	-
15	NC	Passive	-
16	NC	Passive	-

A.3 Symbol Parameters

Orderable Part Number	Qualification	Mounting Type	RoHS	Min Operating Temperature	Max Operating Temperature	Min Supply Voltage	Max Supply Voltage	Max HS Voltage	Peak Source Current	Peak Sink Current
RRP68145-NH0	Industrial	SMD	Compliant	-40 °C	125 °C	6 V	18V	100 V	3 A	4 A

A.4 Footprint Design Information

Follow the POD drawing for footprint generation of the 16 Lead 3x3 Flip Chip TQFN Plastic Package.



Recommended Land Pattern

Notes:

1. All dimensions are in millimeters, Dimensions in () for reference only.
2. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
3. The configuration of the pin #1 identifier is optional, but must be located in the zone indicated, The pin #1 identifier can be either a mold or mark feature.
4. Pin 1 corner chamfer not required.
5. Unless otherwise specified, tolerance decimal ±0.05.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.