

## RRW22111/RRW22112/RRW22115

Zero Standby Power AC/DC Digital SSR Flyback Controller with Integrated SuperGaN® GaN FET

### Description

The RRW2211x is a System-in-Package (SIP) product that integrates a 700V SuperGaN GaN FET with a high-performance AC/DC primary-side digital flyback controller for secondary-side regulation (SSR) that enables zero standby power consumption rapid-charge applications. The device operates in the Renesas' patented constant-frequency, quasi-resonant (QR) switching mode and adaptive multi-mode control (MMC). The RRW2211x is optimized to work with Renesas' secondary-side controllers, the iW780/iW610 or RRW30110/RRW43010 chipset, which integrates SSR, synchronous rectification (SR) control and USB Power Delivery (PD) 3.2 with Programmable Power Supply (PPS) support. Typical applications use RRW22115 for 25W to 45W, RRW22112 for 45W to 65W, and RRW22111 for 45W to 65W and above. Such typical PD travel adapter (TA) build with RRW2211x and iW780 chipset can meet no-power consumption of less than 5mW when output USB cable is detached.

The RRW2211x's unique MMC mode of operation includes PWM, PFM and burst mode, which optimizes flyback converter performance including efficiency and EMI. The device also provides a number of key built-in protection features. The RRW2211x and iW780 chipset can achieve tight multi-level constant voltage (CV) and multi-level constant current (CC) regulation in high-resolution steps, with fast and smooth CV/CC transition upon request by mobile devices (MD). With SSR digital compensation, the chipset eliminates the need for external loop compensation components while maintaining stability under all operation conditions.

Besides zero standby power, Renesas' innovative proprietary technology ensures that power supplies designed with the RRW2211x and iW780 chipset can achieve high efficiency, high-accuracy voltage/current control and fast dynamic load response, all with the lowest system cost.

### Features

- System-in-Package (SIP) with integrated SSR flyback controller and 700V GaN with various  $R_{DS(ON)}$  for RRW22111 (150mΩ), RRW22112 (240mΩ) and RRW22115 (480mΩ)
- JEDEC-qualified GaN technology
- Zero standby power consumption with low system cost (< 5mW at 230V<sub>AC</sub> when output USB cable is detached in a typical 25W to 65W USB PD travel adapter)
- Supports single-layer PCB design to reduce total system cost
- Supports rapid-charge adapters applications and other power profiles
- Operates at Renesas' patented switching modes of input/output adaptive multi-mode control (MMC) and line/load adaptive continuous conduction mode (CCM) or quasi-resonant (QR) operation
  - Improves efficiency and eliminate audible noise
  - Enables optimization for size, efficiency and EMI performance
- Supports voltage sensing with dual polarity of  $V_{VCC}$  auxiliary winding for improving EMI and simplifying transformer design
- Optimized gate drive for GaN power devices
- Supports constant-voltage (CV) and constant-current (CC) regulation in fine steps using secondary-side regulation (SSR) control
- Supports high switching frequency up to 270kHz (by product option - see [section 7](#))
- Built-in single-point fault protections against AC line voltage brown-in, brown-out, output short-circuit, output over-voltage, and optocoupler failure
- User-adjustable internal OTP threshold for various thermal requirements

### Applications

- USB PD adapters for smart phones, tablets and laptops
- Other power supply applications for TV, networking, appliances and auxiliary power

## Contents

|  |           |
|--|-----------|
| <b>1. Overview</b>   | <b>3</b>  |
| 1.1 Block Diagram  | 3         |
| 1.2 Typical Application  | 4         |
| <b>2. Pin Information</b>  | <b>5</b>  |
| 2.1 Pin Assignments  | 5         |
| 2.2 Pin Descriptions   | 5         |
| <b>3. Specifications</b>   | <b>6</b>  |
| 3.1 Absolute Maximum Ratings   | 6         |
| 3.2 ESD Ratings  | 6         |
| 3.3 Recommended Operating Conditions   | 6         |
| 3.4 Thermal Specifications   | 7         |
| 3.5 Electrical Specifications  | 7         |
| <b>4. Typical Performance Graphs</b>   | <b>10</b> |
| <b>5. Functional Description</b>   | <b>11</b> |
| 5.1 Pin Details  | 11        |
| 5.2 Active Startup and Soft-Start  | 12        |
| 5.3 Secondary-Side Controller Interfacing  | 12        |
| 5.4 Multi-mode PWM/PFM/Burst Mode Control and Quasi-Resonant Switching           | 13        |
| 5.5 Patent-Pending Zero (< 5mW) Standby Power Technology                         | 13        |
| 5.6 Fast Dynamic Load Response   | 14        |
| 5.7 Patented $V_{SENSE}$ Structure for Output Voltage/Input Bulk Voltage Sensing | 14        |
| 5.8 Voltage Protection Features  | 16        |
| 5.9 Internal Over Temperature Protection (OTP)                                   | 16        |
| 5.10 PCL, OCP and SRS Protection   | 17        |
| <b>6. Package Outline Drawings</b>   | <b>18</b> |
| <b>7. Ordering Information</b>   | <b>19</b> |
| <b>8. Revision History</b>   | <b>19</b> |

# 1. Overview

## 1.1 Block Diagram






Figure 1. RRW2211x Functional Block Diagram

## 1.2 Typical Application



**Figure 2. RRW2211x Typical Application Circuit with Active Start-up Circuit  
(Using iW780 as Secondary-Side Controller and iW610 as top side SR controller  
Achieving Multi-Level CV/CC Regulation and < 5mW Standby Power Consumption at 230V<sub>AC</sub>)**



**Figure 3. RRW2211x Typical Application Circuit with Active Start-up Circuit  
(Using iW780 as Secondary-Side Controller and RRW43010 as low side SR controller  
Achieving Multi-Level CV/CC Regulation and < 5mW Standby Power Consumption at 230V<sub>AC</sub>)**

## 2. Pin Information

### 2.1 Pin Assignments




Figure 4. QFN8x8 Package. Top View

### 2.2 Pin Descriptions

| Pin Number             | Pin Name | Type                | Pin Description  |
|------------------------|----------|---------------------|--|
| 1, 2, 12, 16           | S        | PWR                 | SiFET Source/ GaN HEMT Gate  |
| 3, 4, 5, 6, 7          | MID      | PWR                 | SiFET Drain/ GaN HEMT Source   |
| 8                      | GATE     | Analog input        | SiFET Gate   |
| 9                      | VCC      | PWR                 | IC power supply  |
| 10                     | GND      | GND                 | Ground   |
| 11                     | DRV      | Analog output       | Gate drive for main power device   |
| 13                     | FB/ASU   | Analog input/Output | Feedback voltage and active startup control. Used for determining multi-mode control, switching frequency and cycle-by-cycle peak current control and for controlling active start-up device (depletion mode NFET) |
| 14                     | VSENSE   | Analog input/output | Voltage sensing. Used for adapter output voltage sensing and valley mode switching.  |
| 15                     | CS/CFG   | Analog input        | Current sensing and internal OTP setting. Used for cycle-by-cycle peak-current control and limit. During configuration stage, it can be used to configure internal OTP threshold setting.                          |
| 17, 18, 19, 20, 21, 22 | D        | PWR                 | GaN HEMT Drain   |

### 3. Specifications

#### 3.1 Absolute Maximum Ratings

**CAUTION:** Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

| Parameter                             | Description   | Conditions     | Min  | Max | Unit | VAL |
|---------------------------------------|---|----------------|------|-----|------|-----|
| T <sub>STG</sub>                      | Storage temperature   | Nonoperational | -65  | 150 | °C   |     |
| T <sub>J</sub>                        | Junction temperature  |                |      | 150 | °C   |     |
| V <sub>CC</sub>                       | DC supply voltage range (I <sub>CC</sub> = 20mA max)                        |                | -0.3 | 45  | V    |     |
| I <sub>CC</sub>                       | Continuous DC supply current at V <sub>CC</sub> pin (V <sub>CC</sub> = 15V) |                |      | 20  | mA   |     |
| V <sub>FB_ASU</sub>                   | FB/ASU pin voltage  |                | -0.3 | 20  | V    |     |
| V <sub>DRV</sub>                      | DRV pin voltage   |                | -0.3 | 20  | V    |     |
| V <sub>SENSE</sub>                    | V <sub>SENSE</sub> pin voltage  |                | -0.7 | 45  | V    |     |
| V <sub>CS/CFG</sub>                   | CS/CFG pin voltage  |                | -0.3 | 5.5 | V    |     |
| V <sub>DSS</sub>                      | Drain to source voltage (T <sub>J</sub> = -55°C to 150°C)                   |                |      | 700 | V    |     |
| V <sub>DSS(TR)</sub> , non-repetitive | Transient drain to source voltage, non-repetitive <sup>(1)</sup>            |                |      | 800 | V    |     |
| V <sub>DSS(TR)</sub> , repetitive     | Transient drain to source voltage, repetitive <sup>(2)</sup>                |                |      | 750 | V    |     |
| V <sub>GSS</sub>                      | Gate to source voltage  |                |      | ±12 | V    |     |
| I <sub>D</sub> (RRW22111)             | Continuous drain current at T <sub>C</sub> =25°C <sup>(3)</sup>             |                |      | 16  | A    |     |
|                                       | Continuous drain current at T <sub>C</sub> =100°C <sup>(3)</sup>            |                |      | 8.4 | A    |     |
| I <sub>D</sub> (RRW22112)             | Continuous drain current at T <sub>C</sub> =25°C <sup>(3)</sup>             |                |      | 6.5 | A    |     |
|                                       | Continuous drain current at T <sub>C</sub> =100°C <sup>(3)</sup>            |                |      | 4.1 | A    |     |
| I <sub>D</sub> (RRW22115)             | Continuous drain current at T <sub>C</sub> =25°C <sup>(3)</sup>             |                |      | 3.6 | A    |     |
|                                       | Continuous drain current at T <sub>C</sub> =100°C <sup>(3)</sup>            |                |      | 2.3 | A    |     |

1. In off-state, spike duty cycle D<0.01, spike duration <30μs.
2. In off-state, spike duration <5μs.
3. For increased stability at high current operation

#### 3.2 ESD Ratings

| ESD Model/Test            | Maximum | Unit |
|---------------------------|---------|------|
| JEDEC JS-001-2017 (HBM)   | ±2,000  | V    |
| Latch-up test per JESD78E | ±100    | mA   |

#### 3.3 Recommended Operating Conditions

| Parameter                                       | Symbol            | Minimum | Maximum | Unit |
|---|-------------------|---------|---------|------|
| DC Supply Voltage Range during normal operation | V <sub>VCC</sub>  | -0.3    | 42      | V    |
| Operating Junction Temperature                  | T <sub>JOPT</sub> | -40     | 150     | °C   |

### 3.4 Thermal Specifications

| Thermal Resistance (Typical) | $\theta_{JA}$ (°C/W) |
|------------------------------|----------------------|
| QFN8x8 Package               | TBD                  |

| Parameter                         | Symbol     | Minimum | Maximum | Unit |
|-----------------------------------|------------|---------|---------|------|
| Maximum Junction Temperature      | $T_{JMAX}$ |         | +150    | °C   |
| Maximum Storage Temperature Range | $T_{STO}$  | -65     | +150    | °C   |

### 3.5 Electrical Specifications

Recommended operating conditions unless otherwise noted.  $V_{VCC} = 12V$ ,  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , unless otherwise specified.

| Parameter   | Symbol                | Test Conditions                                    | Min  | Typ  | Max  | Unit       |
|---|-----------------------|--|------|------|------|------------|
| <b>VSENSE SECTION</b>   |                       |  |      |      |      |            |
| VSENSE input pin current at 5V $V_{OUT}$<br>(Note 1) (Note 2) | $I_{VSENSE\_5V}$      |  | -    | 15   | -    | $\mu A$    |
| <b>CS SECTION</b>   |                       |  |      |      |      |            |
| CS regulation lower limit                                     | $V_{IPK(Low)}$        |  | 0.09 | 0.11 | 0.13 | V          |
| CS regulation upper limit                                     | $V_{IPK(High)}$       |  | 0.50 | 0.53 | 0.56 | V          |
| Switching-cycle over-current threshold                        | $V_{OCP}$             |  | 0.75 | 0.8  | 0.85 | V          |
| Configure current source                                      | $I_{CFG}$             |  | 470  | 500  | 530  | $\mu A$    |
| <b>FB/ASU SECTION</b>   |                       |  |      |      |      |            |
| FB/ASU pin clamping voltage                                   | $V_{FB/ASU\_CLAMP}$   | Sourcing 500 $\mu A$                               | 1.7  | 2.1  | 2.6  | V          |
| FB path equivalent resistance                                 | $R_{FB}$              |  | -    | 6.9  | -    | k $\Omega$ |
| <b>DRV SECTION</b>  |                       |  |      |      |      |            |
| Driver pull-down ON-resistance                                | $R_{DS(ON)\_PD}$      | $I_{SINK} = 5mA$ , $T_A = 25^{\circ}C$             | 8    | 12   | 17   | $\Omega$   |
| Lowest driver pull-up ON-resistance                           | $R_{DS(ON)\_PU\_MIN}$ | $I_{SOURCE} = 5mA$ , $T_A = 25^{\circ}C$           | 65   | 95   | 120  | $\Omega$   |
| Rise time (Note 1)  | $t_{R\_DRV}$          | $T_A = 25^{\circ}C$ , $CL = 330pF$ ,<br>10% to 90% | -    | 95   | -    | ns         |
| Fall time (Note 1)  | $t_{F\_DRV}$          | $T_A = 25^{\circ}C$ , $CL = 330pF$ ,<br>90% to 10% | -    | 14   | -    | ns         |
| Output driver voltage source                                  | $V_{DR\_SOURCE}$      | $V_{VCC} = 12V$                                    | -    | 10.5 | -    | V          |
| <b>VCC SECTION</b>  |                       |  |      |      |      |            |
| VCC maximum operating voltage (Note 1)                        | $V_{VCC}$             |  | -    | -    | 42   | V          |
| Start-up threshold  | $V_{VCC(ST)}$         | $V_{VCC}$ rising                                   | 14   | 15.3 | 16.5 | V          |
| Under-voltage lockout threshold                               | $V_{VCC(UVL)}$        | $V_{VCC}$ falling                                  | 7.1  | 7.5  | 7.9  | V          |
| VCC over-voltage protection threshold                         | $V_{VCC(OVP)}$        | $V_{VCC}$ rising                                   | 42.5 | 43.9 | 45   | V          |
| Start-up current  | $I_{VCC(ST)}$         | $V_{VCC} = 12V$                                    | 4    | 8    | 13   | $\mu A$    |
| Quiescent current   | $I_{VCCQ}$            | $C_L = 330pF$                                      | -    | 3.35 | -    | mA         |
| Sleep mode current  | $I_{VCC\_SLEEP}$      | $V_{VCC} = 10V$                                    | 40   | 55   | 70   | $\mu A$    |

| Parameter                                   | Symbol          | Test Conditions                               | Min                      | Typ | Max | Unit |
|---|-----------------|---|--------------------------|-----|-----|------|
| <b>THERMAL CHARACTERISTICS</b>              |                 |   |                          |     |     |      |
| Thermal Shutdown Threshold (Note 3)         | $T_{SD}$        |   | Varies by product option |     |     | °C   |
| Thermal Shutdown Recovery (Note 3)          | $T_{SD-R}$      |   | $T_{SD}-10$              |     |     | °C   |
| <b>GaN DEVICE SECTION (RRW22111)</b>        |                 |   |                          |     |     |      |
| Maximum drain-source voltage                | $V_{DSS(BL)}$   | $V_{GS}=0V$                                   | 700                      | -   | -   | V    |
| Gate threshold voltage                      | $V_{GS(th)}$    | $V_{DS}=V_{GS}, I_{DS}=250\mu A$              | 1.5                      | 2   | 2.5 | V    |
| Drain-source on-resistance (Note 4)         | $R_{DS(on)eff}$ | $V_{GS}=10V, I_D=8.5A, T_J=25^\circ C$        | -                        | 150 | 180 | mΩ   |
|   |                 | $V_{GS}=10V, I_D=8.5A, T_J=150^\circ C$       | -                        | 307 | -   |      |
| Drain-to-source leakage current             | $I_{DSS}$       | $V_{DS}=700V, V_{GS}=0V, T_J=25^\circ C$      | -                        | 0.8 | -   | μA   |
|   |                 | $V_{DS}=700V, V_{GS}=0V, T_J=150^\circ C$     | -                        | 8   | -   |      |
| Gate-to-source leakage current              | $I_{GSS}$       | $V_{GS}=\pm 12V, V_{DS}=0V$                   | -                        | -   | ±10 | μA   |
| Input capacitance                           | $C_{ISS}$       | $V_{GS}=0V, V_{DS}=400V, f=1MHz$              | -                        | 598 | -   | pF   |
| Output capacitance                          | $C_{OSS}$       |   | -                        | 30  | -   |      |
| Reverse transfer capacitance                | $C_{RSS}$       |   | -                        | 1   | -   |      |
| Output capacitance, energy related (Note 5) | $C_{O(er)}$     | $V_{GS}=0V, V_{DS}=0V$ to 400V                | -                        | 43  | -   | pF   |
| Output capacitance, time related (Note 6)   | $C_{O(tr)}$     |   | -                        | 85  | -   |      |
| Total gate charge                           | $Q_G$           | $V_{DS}=400V, V_{GS}=0V$ to 10V, $I_D=8.5A$   | -                        | 8   | -   | nC   |
| Gate-source charge                          | $Q_{GS}$        |   | -                        | 3.3 | -   |      |
| Gate-drain charge                           | $Q_{GD}$        |   | -                        | 2   | -   |      |
| Output charge                               | $Q_{OSS}$       | $V_{GS}=0V, V_{DS}=0V$ to 400V                | -                        | 34  | -   | nC   |
| <b>GaN DEVICE SECTION (RRW22112)</b>        |                 |   |                          |     |     |      |
| Maximum drain-source voltage                | $V_{DSS(BL)}$   | $V_{GS}=0V$                                   | 700                      | -   | -   | V    |
| Gate threshold voltage                      | $V_{GS(th)}$    | $V_{DS}=V_{GS}, I_{DS}=250\mu A$              | 1.5                      | 2   | 2.5 | V    |
| Drain-source on-resistance (Note 4)         | $R_{DS(on)eff}$ | $V_{DS}=V_{GS}, I_D=0.5mA, V_{GS}=8V, I_D=5A$ | -                        | 240 | 312 | mΩ   |
|   |                 | $V_{GS}=8V, I_D=5A, T_J=150^\circ C$          | -                        | 492 | -   |      |
| Drain-to-source leakage current             | $I_{DSS}$       | $V_{DS}=700V, V_{GS}=0V$                      | -                        | 1.2 | 12  | μA   |
|   |                 | $V_{DS}=700V, V_{GS}=0V, T_J=150^\circ C$     | -                        | 8   | -   |      |
| Gate-to-source forward leakage current      | $I_{GSS}$       | $V_{GS}=\pm 12V, V_{DS}=0V$                   | -                        | -   | ±10 | μA   |
| Input capacitance                           | $C_{ISS}$       | $V_{GS}=0V, V_{DS}=400V, f=1MHz$              | -                        | 760 | -   | pF   |
| Output capacitance                          | $C_{OSS}$       |   | -                        | 16  | -   |      |
| Reverse transfer capacitance                | $C_{RSS}$       |   | -                        | 2   | -   |      |
| Output capacitance, energy related (Note 5) | $C_{O(er)}$     | $V_{GS}=0V, V_{DS}=0V$ to 400V                | -                        | 24  | -   | pF   |
| Output capacitance, time related (Note 6)   | $C_{O(tr)}$     |   | -                        | 47  | -   |      |

| Parameter                                   | Symbol          | Test Conditions                                      | Min | Typ  | Max | Unit |
|---|-----------------|--|-----|------|-----|------|
| Total gate charge                           | $Q_G$           | $V_{DS}=400V, V_{GS}=0V$ to $8V, I_D=4A$             | -   | 9.6  | -   | nC   |
| Gate-source charge                          | $Q_{GS}$        |  | -   | 2.6  | -   |      |
| Gate-drain charge                           | $Q_{GD}$        |  | -   | 2.6  | -   |      |
| Output charge                               | $Q_{OSS}$       | $V_{GS}=0V, V_{DS}=0V$ to $400V$                     | -   | 19   | -   | nC   |
| <b>GaN DEVICE SECTION (RRW22115)</b>        |                 |  |     |      |     |      |
| Maximum drain-source voltage                | $V_{DSS(BL)}$   | $V_{GS}=0V$  | 700 | -    | -   | V    |
| Gate threshold voltage                      | $V_{GS(th)}$    | $V_{DS}=V_{GS}, I_D=0.5mA$                           | 1.6 | 2.1  | 2.8 | V    |
| Drain-source on-resistance (Note 4)         | $R_{DS(on)eff}$ | $V_{DS}=V_{GS}, I_D=0.5mA,$<br>$V_{GS}=8V, I_D=3.4A$ | -   | 480  | 560 | mΩ   |
|   |                 | $V_{GS}=8V, I_D=3.4A,$<br>$T_J=150^\circ C$          | -   | 1000 | -   |      |
| Drain-to-source leakage current             | $I_{DSS}$       | $V_{DS}=700V, V_{GS}=0V$                             | -   | 1    | 10  | μA   |
|   |                 | $V_{DS}=700V, V_{GS}=0V,$<br>$T_J=150^\circ C$       | -   | 5    | -   |      |
| Gate-to-source forward leakage current      | $I_{GSS}$       | $V_{GS}=\pm 12V, V_{DS}=0V$                          | -   | -    | ±10 | μA   |
| Input capacitance                           | $C_{ISS}$       | $V_{GS}=0V, V_{DS}=400V,$<br>$f=1MHz$                | -   | 760  | -   | pF   |
| Output capacitance                          | $C_{OSS}$       |  | -   | 9    | -   |      |
| Reverse transfer capacitance                | $C_{RSS}$       |  | -   | 1.5  | -   |      |
| Output capacitance, energy related (Note 5) | $C_{O(er)}$     | $V_{GS}=0V, V_{DS}=0V$ to $400V$                     | -   | 13   | -   | pF   |
| Output capacitance, time related (Note 6)   | $C_{O(tr)}$     |  | -   | 29   | -   |      |
| Total gate charge                           | $Q_G$           | $V_{DS}=400V, V_{GS}=0V$ to $8V, I_D=3.4A$           | -   | 9    | -   | nC   |
| Gate-source charge                          | $Q_{GS}$        |  | -   | 2.1  | -   |      |
| Gate-drain charge                           | $Q_{GD}$        |  | -   | 2.1  | -   |      |
| Output charge                               | $Q_{OSS}$       | $V_{GS}=0V, V_{DS}=0V$ to $400V$                     | -   | 13.5 | -   | nC   |

1. These parameters are not 100% tested. They are guaranteed by design and characterization.
2. Refer to [section 5.7](#).
3. Thermal Shutdown Threshold (OTP) varies by product option and CS pin configuration. Refer to [section 5.9](#) and [section 7](#) for the OTP threshold for each product option.
4. Dynamic  $R_{DS(on)}$ , 100% tested
5. Equivalent capacitance to give same stored energy from 0V to 400V
6. Equivalent capacitance to give same charging time from 0V to 400V

## 4. Typical Performance Graphs

$T_A = +25^\circ\text{C}$ , unless otherwise stated.




Figure 5. Internal Reference Voltage vs. Ambient Temperature




Figure 6. Output Gate Driver Voltage vs. Temperature




Figure 7. V<sub>VCC</sub> Start-up Threshold Voltage vs. Ambient Temperature




Figure 8. V<sub>VCC</sub> Start-up Threshold Voltage vs. Ambient Temperature

## 5. Functional Description

The RRW2211x is a product of system-in-package (SIP) with integrated SSR flyback controller and 700V GaN with various  $R_{DS(ON)}$  for RRW22111 (150m $\Omega$ ), RRW22112 (240m $\Omega$ ) and RRW22115 (480m $\Omega$ ). The RRW2211x has the zero standby power AC/DC primary-side flyback controller with quasi-resonant (QR) operation and multi-mode-control (MMC) working with SSR for applications requiring high resolution in voltage/current steps. The RRW2211x is optimized to work with the iW780/iW610 or RRW30110/RRW43010 chipset, Renesas' secondary-side controllers, for SSR, synchronous rectifier (SR) control and USB PD 3.2, to achieve fast and smooth voltage and current transitions upon request from mobile devices (MD). When pairing with the iW780, the RRW2211x can achieve tight multi-level constant voltage (CV) and multi-level constant current (CC) regulation. It eliminates the need for external loop compensation components while maintaining stability over the entire operating range.

As indicated in [Figure 1](#), the RRW2211x operates in peak current control mode. Based on the control signal  $V_{CTRL}$  from the FB/ASU pin, the MMC block and the digital control logic block generate the multi-mode operation, switching-on and switching-off commands, and provide commands to dynamically control the gate voltage of the external power GaN Switch. The FB/ASU pin is used for receiving an SSR control signal through an optocoupler and for active start-up control. The CS pin is an analog input pin to sense the power switch current. During the configuration period after power up, the external resistor connected to the CS pin is used to configure the internal OTP setting. During every switching cycle, the CS pin voltage is compared with the  $V_{IPK}$  signal from the MMC block to determine the main switch turn-off timing. The system loop is implemented with a digital error amplifier in the secondary-side controller, iW780. Adequate system phase margin and gain margin are guaranteed by design and no external components are required for loop compensation.

The RRW2211x uses adaptive multi-mode PWM/PFM/burst mode control to dynamically modulate the GaN Switch switching frequency and main switch peak current  $V_{IPK}$  for the optimization of efficiency, EMI, and power consumption. The built-in single-point fault protection include over-voltage protection (OVP), output short-circuit (SCP), over-current protection (OCP), and voltage/current sense fault detection. In particular, the power supplies built with the RRW2211x and the iW780 can achieve no-load power consumption of less than 5mW for a typical 25W to 65W design when the mobile device is detached.

Renesas' digital control scheme including the patented constant-frequency QR mode operation are specifically designed to address the challenge and trade-offs of power conversion design. The innovative technologies are ideal for balancing new regulatory requirements for green mode operation with more practical design considerations such as zero standby power and high performance output control.

In addition, the RRW2211x utilizes an innovative proprietary method to sense the input DC bulk capacitor voltage through  $V_{SENSE}$  pin. The sensed bulk capacitor voltage will be used in multiple functions, such as multi-mode control, and brown in/brown out protections.

### 5.1 Pin Details

#### Pins 1, 2, 12 and 16 - S

SiFET Source/ GaN HEMT Gate.

#### Pins 3 - 7 - MID

SiFET Drain/ GaN HEMT Source.

#### Pin 8 - GATE

SiFET Gate.

#### Pin 9 - VCC

Power supply for the controller during normal operation. The controller starts up when the  $V_{VCC}$  voltage reaches 15V (typical) and shuts down when the  $V_{VCC}$  voltage drops below 7.5V (typical). A decoupling capacitor of 0.1 $\mu$ F or so should be connected between the VCC pin and GND.

#### Pin 10 - GND

Power ground and signal ground.

#### Pin 11 - DRV

Gate drive for main power switch.

**Pin 13 – FB/ASU**

Feedback voltage signal. It is used for determining multi-mode control and cycle-by-cycle peak current control, and for controlling the active start-up device (depletion mode NFET).

**Pin 14 – VSENSE**

Voltage sensing. It is used for output voltage sensing, auxiliary winding ringing period sensing and input bulk capacitor voltage sensing.

**Pin 15 – CS**

Current sensing. It is used for cycle-by-cycle peak-current control and limit. During configuration stage, it can be used to configure internal OTP setting.

**Pins 17 - 22 – D**

GaN HEMT Drain.

## 5.2 Active Startup and Soft-Start

The RRW2211x has an active start-up circuit that uses an external depletion mode NFET. Prior to start-up, the ENABLE signal is low and the FB/ASU pin voltage closely follows the VCC pin voltage. Consequently, the depletion mode NFET is switched on, allowing the start-up current to charge the VCC bypass capacitor. When the VCC bypass capacitor is charged to a voltage higher than the start-up threshold  $V_{VCC(ST)}$ , the ENABLE signal becomes active and turns off the depletion mode NFET. The RRW2211x begins to perform internal OTP configuration and internal OTP check. Afterwards, the RRW2211x commences the soft-start function.

During this start-up process an adaptive soft-start control algorithm is applied, where the initial output pulses are small and gradually get larger until the full pulse width is achieved. The peak current is limited cycle-by-cycle by the  $V_{IPK}$  comparator. If at any time the  $V_{VCC}$  voltage drops below the under-voltage lockout (UVLO) threshold  $V_{VCC(UVL)}$ , the RRW2211x shuts down. At this time the ENABLE signal is reset to low to turn off all internal circuits and the VCC capacitor begins to charge up again towards the start-up threshold to initiate a new soft-start process.

## 5.3 Secondary-Side Controller Interfacing

The RRW2211x works with Renesas' secondary-side controller, iW780/iW610 or iW780/RRW43010 chip set, for SSR, SR control and USB PD 3.2 interface protocol. An AC/DC power supply designed with RRW2211x and iW780 starts up with default output voltage target of 5V. During the RRW2211x soft-start process, the power supply output voltage ramps up and reaches the power-on level for the iW780 at around 3V. The iW780 starts initialization and handshaking with the RRW2211x while the RRW2211x monitors the optocoupler current signal through the FB/ASU pin. The optocoupler driver current is adjusted adaptively to achieve a smooth ramping until the output voltage reaches 5V, after that the RRW2211x works with the iW780 for SSR-based multi-level CV/CC regulation. The iW780 keeps sensing the output voltage and current, which are compared with CV/CC references determined by the USB PD protocol. The digital compensator in the iW780 generates the control signal for the optocoupler driver and the optocoupler driver converts the control signal to a proper level of current to drive the diode side of the optocoupler.

The RRW2211x receives the secondary-side control signal in the form of optocoupler current through FB/ASU pin. The internal control signal for the RRW2211x's multi-mode control is determined by:

$$V_{CTRL} = I_{OPTO} \times R_{FB/ASU} \quad (5.1)$$

The overall control system including primary side and secondary side is illustrated in [Figure 9](#). Renesas' proprietary digital loop compensation and adaptive optocoupler driver and receiver ensure the stable system operation with enough margin over wide range of input, output and optocoupler conditions.




Figure 9. Overall System Level Control with Primary Side and Secondary Side

## 5.4 Multi-mode PWM/PFM/Burst Mode Control and Quasi-Resonant Switching

The RRW2211x uses a patented adaptive MMC with PWM/PFM/burst modes based on the input voltage and output voltage/current to optimize the efficiency and standby power consumption at various load conditions and eliminate audible noise.

In the constant voltage CV operation, the RRW2211x normally operates in a pulse-width-modulation (PWM) mode under heavy load conditions. In the PWM mode, the switching frequency keeps around constant while the on-time  $t_{ON}$  changes according to the load condition. The maximum switching frequency at PWM mode occurs at highest output voltage setting. As the output voltage decreases, the switching frequency at PWM mode decreases accordingly.

As the output load current decreases, the MMC control adaptively transitions to a pulse-frequency-modulation (PFM) mode. During PFM mode, the power switch peak current is kept constant, while the switching frequency is controlled by MMC block. With a decreasing load current, the switching frequency decreases.

When the switching frequency approaches the human ear audible frequency band, the RRW2211x transitions to the second level of PWM mode, namely the Deep PWM mode (DPWM). During the DPWM mode, the switching frequency keeps around 28kHz in order to avoid audible noise. As the load current is further reduced, the RRW2211x transitions to burst mode operation to eliminate audible noise. In burst switching mode, the switching frequency in each burst group keeps 28kHz, while the burst group frequency depends on the load condition.

The RRW2211x also keeps a patented constant-frequency QR switching scheme that has been used in previous generations of Renesas' AC/DC products. Unlike conventional QR modes, this unique QR scheme follows the basic switching frequency profile determined by the MMC control in a deterministic constant-frequency manner and achieves valley mode turn-on for every PWM/PFM/Burst switching cycle. This feature greatly reduces the switching loss and  $dv/dt$  across the entire operating range of the power supply.

## 5.5 Patent-Pending Zero (< 5mW) Standby Power Technology

When the mobile device unplug is confirmed, iW780 will turn off the  $V_{BUS}$  switch and notify the RRW2211x by turning off the optocoupler driver. Then, both the primary-side IC, RRW2211x, and the secondary-side IC, iW780, will turn off most of function blocks and enter sleep mode. Through this proprietary sleep mode control (patent-pending), both the RRW2211x and the iW780 achieve very low IC operating current with less than 20Hz switching frequency at the mobile device unplug condition.

This proprietary sleep-mode control along with the active startup circuit using an external DFET described in [section 5.2](#) ensure the RRW2211x/iW780 chipset achieve zero (< 5mW) standby power consumption when the mobile device is unplugged.

Once the mobile device is plugged in or an anomaly is detected, iW780 will re-enable the optocoupler driver and start closed-loop regulation. The  $V_{BUS}$  switch will be turned on after the mobile device plug-in event is confirmed.

### 5.6 Fast Dynamic Load Response

While achieving ultra-low standby power, the RRW2211x implements proprietary control technology to achieve fast dynamic load response. When a load transient event occurs from light load to heavy load, the secondary-side controller iW780 will detect this event and immediately increase the optocoupler driving current and thus raise the control signal,  $V_{CTRL}$ , in the RRW2211x. When the RRW2211x detects  $V_{CTRL}$  rise, it will promptly wake up from low power mode, recover all functional blocks, and start to deliver power to bring output voltage back to regulation.

### 5.7 Patented $V_{SENSE}$ Structure for Output Voltage/Input Bulk Voltage Sensing

The RRW2211x uses a new proprietary technology that monitors the current flowing through  $V_{SENSE}$  pin to detect both output voltage and input bulk capacitor voltage. The signal current comes from auxiliary winding through the sensing resistor  $R_{VS}$ .

After power up, the  $V_{SENSE}$  pin voltage will be regulated at a fixed value. At the steady-state CV operation 5V setting, the  $V_{SENSE}$  pin input current at the instant corresponding to point 1 (as indicated in Figures 11 and 13) is regulated to  $I_{V_{SENSE\_5V}}$ . The  $V_{SENSE}$  pin input current is used for output over voltage detection, AC line voltage brown in/out detection and MMC switching frequency control.

The voltage sense resistor is selected such that  $V_{SENSE}$  pin current is 15 $\mu$ A when output voltage is 5V.

The RRW2211x can sense the auxiliary winding voltage using VCC-referenced configuration (Figures 10 and 11) or GND-referenced configuration (Figures 12 and 13). This allows optimized transformer construction based on the auxiliary winding configuration. This is determined by product option, see section 7 for details.




Figure 10. VCC-Referenced  $V_{SENSE}$  Structure for Output Voltage/Input Bulk Voltage Sensing




Figure 11. Auxiliary Voltage Waveform (VCC-Referenced)




Figure 12. Ground-Referenced  $V_{SENSE}$  Structure for Output Voltage/Input Bulk Voltage Sensing




Figure 13. Auxiliary Voltage Waveform (Ground-Referenced)

## 5.8 Voltage Protection Features

While the iW780 is monitoring the output voltage for overvoltage protection (OVP) and CC shutdown voltage, the RRW2211x also implements additional OVP and undervoltage protection. In most conditions, when the output voltage goes beyond the OVP threshold, iW780 enters fault state and informs the RRW2211x to shut down by dramatically reducing optocoupler current. The RRW2211x initiates auto-restart after shutdown. The RRW2211x also has its own layer of OVP through the VSENSE pin to provide additional protection for some abnormal scenarios. For example, in case the iW780 fails while output voltage exceeds primary-side OVP level, the RRW2211x OVP protection will take effect to claim fault.

Although there is no pin available to directly sense the input voltage, the RRW2211x uses Renesas' patented input sensing technology to provide real-time indirect sensing of the magnitude of the DC bulk capacitor voltage. This enables the RRW2211x to detect various conditions of the AC input voltage such as brown-out and brown-in and to take appropriate actions. When the AC input voltage drops below the normal operation range and the power supply input is still connected to the AC source, the RRW2211x initiates a brown-out protection and shuts down the power supply adaptively according to the power supply load condition. Meanwhile, a brown-in input voltage threshold is set with hysteresis.

Also, the RRW2211x monitors the voltage on the VCC pin, and shuts down when VCC voltage is below the UVLO threshold. The RRW2211x also has a  $V_{VCC}$  over-voltage protection ( $V_{VCC}$  OVP). During an abnormal event, if the VCC voltage is higher than the protection threshold, the RRW2211x stops switching and shuts down.

To ensure safe operation and add design margin, the VCC auxiliary winding should be designed to limit the VCC continuous operating voltage to be less than the max operating voltage specified in [section 3.5](#).

When any of these faults occur, the RRW2211x remains biased to discharge VCC supply voltage. Once the VCC voltage drops below the UVLO threshold, the RRW2211x resets itself and initiates a new power up cycle. The controller continues in the cycle of start-up, fault and UVLO, until the fault condition is removed.

## 5.9 Internal Over Temperature Protection (OTP)

The RRW2211x features a configurable internal OTP which shuts down the device if the internal die junction temperature reaches above the internal OTP threshold  $T_{SD}$ . After power up, the RRW2211x check internal temperature with the threshold level  $10^{\circ}\text{C}$  lower than  $T_{SD}$ . When internal temperature drops below this threshold, the RRW2211x initiates a new soft-start process to build up the output voltage.

The internal OTP threshold offset is set by the combination of the product option (see [section 7](#) for the OTP settings by product option), and an external configuration resistor connected between the CS pin and the  $R_{SENSE}$  resistor. The product option will determine the base OTP threshold in a range of  $105^{\circ}\text{C}$  to  $143^{\circ}\text{C}$ . The external configuration resistor determines the offset from nominal, set in  $2^{\circ}\text{C}$  increments as shown in the table below. Given an example, if the base OTP threshold set the product option is  $105^{\circ}\text{C}$ , and the external configuration resistor is between  $2.39\text{k}\Omega$  and  $2.73\text{k}\Omega$ , the actual OTP threshold is  $105+6 = 111^{\circ}\text{C}$ . Please note that internal junction temperature may be different to pin temperature and package temperature due to thermal impedance.

Table 1. Internal OTP

| Internal OTP Configuration Resistor Range (k $\Omega$ ) |      | Internal OTP Threshold Offset ( $^{\circ}\text{C}$ ) |
|---|------|--|
| Min   | Max  |  |
| 3.76  | 4.31 | 8  |
| 2.39  | 2.73 | 6  |
| 1.32  | 1.67 | 4  |
| 0.65  | 0.85 | 2  |
| 0   | 0.34 | 0  |


## 5.10 PCL, OCP and SRS Protection

Peak-current limit (PCL), over-current protection (OCP) and sense-resistor-short protection (SRSP) are features built in the RRW2211x. The RRW2211x monitors the peak primary current by CS pin voltage. This allows cycle-by-cycle peak current control and shoot-through protection. When the peak primary current multiplied by the current sense resistor is greater than  $V_{OCP}$ , over-current event is detected, and the IC immediately turns off the gate driver until the next cycle. If the OCP event occurs in three consecutive switching cycle, the RRW2211x claims OCP fault and shuts down.

If the current sense resistor is shorted prior to the power supply startup there is a potential danger that over-current condition may not be detected. Thus, the RRW2211x is designed to detect this sense-resistor-short fault in the first several switching cycles during soft start-up.

## 6. Package Outline Drawings

The package outline drawings are located at the end of this document and are accessible from the Renesas website. The package information is the most current data available and is subject to change without revision of this document.



NOTES:

1. JEDEC compatible.
2. All dimensions are in mm and angles are in degrees.
3. Use ±0.05 mm for the non-toleranced dimensions.
4. Numbers in ( ) are for references only.

Figure 14. QFN8x8 package outline drawing

## 7. Ordering Information

| Part Number  | Options              |                           |                |       |              |         |                           |                       |                  | Package | Description              |
|--------------|----------------------|---------------------------|----------------|-------|--------------|---------|---------------------------|-----------------------|------------------|---------|--------------------------|
|              | Output Voltage Range | Secondary Side Controller | Stand-by Power | OTP   | Max $f_{sw}$ | CCM/DCM | $F_{sw}$ Dithering Method | Aux Winding Reference | GaN $R_{DS(ON)}$ |         |                          |
| RRW22111-153 | 3.4-21V              | iW780<br>RRW30110         | < 5mW          | 115°C | 70kHz        | CCM     | In-valley                 | GND                   | 150mΩ            | QFN8x8  | Tape & Reel <sup>1</sup> |
| RRW22112-153 | 3.4-21V              | iW780,<br>RRW30110        | < 5mW          | 115°C | 70kHz        | CCM     | In-valley                 | GND                   | 240mΩ            | QFN8x8  | Tape & Reel <sup>1</sup> |
| RRW22115-153 | 3.4-21V              | iW780,<br>RRW30110        | < 5mW          | 115°C | 70kHz        | CCM     | In-valley                 | GND                   | 480mΩ            | QFN8x8  | Tape & Reel <sup>1</sup> |

1. Tape & Reel packing quantity is 4,000/reel. Minimum packing quantity is 4,000.

## 8. Revision History

| Revision | Date         | Description                     |
|----------|--------------|---------------------------------|
| 0.02     | Mar 11, 2026 | ▪ Updated Ordering Information. |
| 0.01     | Nov 24, 2025 | ▪ Initial release.              |