


## General Description

Renesas SLG7RN45955 is a low power and small form device. The SoC is housed in a 3mm x 3mm STQFN package which is optimal for using with small devices.

## Features

- Low Power Consumption
- Pb - Free / RoHS Compliant
- Halogen - Free
- STQFN - 24 Package

## Pin Configuration




(Top View)  
STQFN-24

## Pin name

Pin #	Pin name	Pin #	Pin name
1	VDDA	13	VDD
2	AGND	14	GND
3	IN0-	15	NC
4	IN0+	16	NC
5	HPF_OUT	17	NC
6	RH0 A	18	NC
7	RH0 B	19	NC
8	RH1 A	20	VREF
9	RH1 B	21	
10	SCL	22	OUT
11	SDA	23	IN1+
12	NC	24	IN1-

## Block Diagram



**Pin Configuration**

Pin #	Pin Name	Type	Pin Description	Internal Resistor
1	VDDA	Analog Power Supply	Analog Power Supply	--
2	AGND	AGND	Ground	--
3	IN0-	Analog Input/Output	Analog Input/Output	floating
4	IN0+	Analog Input/Output	Analog Input/Output	floating
5	HPF_OUT	Analog Input/Output	Analog Input/Output	floating
6	RH0 A	Analog Input/Output	Analog Input/Output	floating
7	RH0 B	Analog Input/Output	Analog Input/Output	floating
8	RH1 A	Analog Input/Output	Analog Input/Output	floating
9	RH1 B	Analog Input/Output	Analog Input/Output	floating
10	SCL	Digital Input	Digital Input without Schmitt trigger	floating
11	SDA	Digital Input	Digital Input without Schmitt trigger	floating
12	NC	--	Keep Floating or Connect to GND	--
13	VDD	PWR	Supply Voltage	--
14	GND	GND	Ground	--
15	NC	--	Keep Floating or Connect to GND	--
16	NC	--	Keep Floating or Connect to GND	--
17	NC	--	Keep Floating or Connect to GND	--
18	NC	--	Keep Floating or Connect to GND	--
19	NC	--	Keep Floating or Connect to GND	--
20	VREF	Analog Input/Output	Analog Input/Output	floating
21		Analog Input/Output	Analog Input/Output	floating
22	OUT	Analog Input/Output	Analog Input/Output	floating
23	IN1+	Analog Input/Output	Analog Input/Output	floating
24	IN1-	Analog Input/Output	Analog Input/Output	floating

**Ordering Information**

Part Number	Package Type
SLG7RN45955V	24-pin STQFN
SLG7RN45955VTR	24-pin STQFN - Tape and Reel (5k units)

**Absolute Maximum Conditions**

Parameter	Min.	Max.	Unit	
$V_{DD}$ to GND, $V_{DDA}$ to AGND (Note 1)	-0.3	7	V	
Maximum Slew Rate of $V_{DDA}$	--	2	V/ $\mu$ s	
Voltage at Input Pin	GND-0.3	VDD+0.3	V	
Current at Input Pin	-1.0	1.0	mA	
Maximum Average or DC Current through $V_{DDA}$ or AGND Pin (Per chip side)	$T_J=85^{\circ}\text{C}$ $T_J=110^{\circ}\text{C}$	-- --	110 50	mA
Maximum Average or DC Current through $V_{DD}$ or GND Pin (Per chip side)	$T_J=85^{\circ}\text{C}$ $T_J=110^{\circ}\text{C}$	-- --	100 50	mA
Input leakage (Absolute Value)	--	1000	nA	
Storage Temperature Range	-65	150	$^{\circ}\text{C}$	
Junction Temperature	--	150	$^{\circ}\text{C}$	
ESD Protection (Human Body Model)	2000	--	V	
ESD Protection (Charged Device Model)	1300	--	V	
Moisture Sensitivity Level	1			

Note 1:  $V_{DDA}$  must be equal to  $V_{DD}$ **Electrical Characteristics**

Symbol	Parameter	Condition/Note	Min.	Typ.	Max.	Unit
$V_{DD}$	Supply Voltage		2.4	5	5.5	V
$T_A$	Operating Temperature		-40	25	85	$^{\circ}\text{C}$
$C_{VDD}$	Capacitor Value at $V_{DD}$		0.1	--	--	$\mu\text{F}$
$C_{IN}$	Input Capacitance	PINs 10, 11	--	2.9	--	pF
$C_{IN}$	Input Capacitance	PIN 12	--	3.6	--	pF
$C_{IN}$	Input Capacitance	PINs 15, 16	--	3.8	--	pF
$C_{IN}$	Input Capacitance	PINs 17, 18, 19	--	10.2	--	pF
$C_{IN}$	Input Capacitance	PIN 20	--	27.8	--	pF
$C_{IN}$	Input Capacitance	PIN 21	--	5.7	--	pF
$I_Q$	Quiescent Current	Static inputs and floating outputs PIN#10 and PIN#11 are HIGH, PIN#21 is LOW	--	67	--	$\mu\text{A}$
$V_O$	Maximal Voltage Applied to any PIN in High-Impedance State		--	--	$V_{DD}+0.3$	V
$V_{IH}$	HIGH-Level Input Voltage	Logic Input (Note 1)	$0.7 \times V_{DD}$	--	$V_{DD}+0.3$	V
$V_{IL}$	LOW-Level Input Voltage	Logic Input (Note 1)	GND-0.3	--	$0.3 \times V_{DD}$	V
$T_{SU}$	Startup Time	From $V_{DD}$ rising past $PON_{THR}$	--	1.9	2.7	ms
$PON_{THR}$	Power On Threshold	$V_{DD}$ Level Required to Start Up the Chip	1.63	--	2.04	V
$POFF_{THR}$	Power Off Threshold	$V_{DD}$ Level Required to Switch Off the Chip	0.96	--	1.54	V

Note 1 No hysteresis.

Note 2 DC or average current through any pin should not exceed value given in Absolute Maximum Conditions.

**Operational Amplifier Electrical Characteristics,  $V_{DDA}=2.4V$  to  $5.5V$ ,  $V_{CM}=V_{DDA}/2$ ,  
 $V_{OUT}\approx V_{DDA}/2$ ,  $R_L=100k\Omega$  to  $V_{DDA}/2$ ,  $C_L=50pF$ ,  $T=25^\circ C$**

Symbol	Parameter	Condition/Note	Min.	Typ.	Max.	Unit
<b>Input Voltage Offset (without Customers Trimming, Included Factory Block Offset Trim)</b>						
$V_{OFFSET}$	Input Offset Voltage	BW=128kHz	--	69	487	$\mu V$
$V_{OFFSET}$	Input Offset Voltage	BW=128kHz, $T=-40^\circ C$ to $+85^\circ C$	--	69	915	$\mu V$
$V_{OFFSET}$	Input Offset Voltage	BW=512kHz	--	56	420	$\mu V$
$V_{OFFSET}$	Input Offset Voltage	BW=512kHz, $T=-40^\circ C$ to $+85^\circ C$	--	56	1006	$\mu V$
$V_{OFFSET}$	Input Offset Voltage	BW=2MHz	--	47	311	$\mu V$
$V_{OFFSET}$	Input Offset Voltage	BW=2MHz, $T=-40^\circ C$ to $+85^\circ C$	--	47	780	$\mu V$
$V_{OFFSET}$	Input Offset Voltage	BW=8MHz	--	35	243	$\mu V$
$V_{OFFSET}$	Input Offset Voltage	BW=8MHz, $T=-40^\circ C$ to $+85^\circ C$	--	35	643	$\mu V$
$dV_{OFFSET}/dt$	Offset Drift with Temperature	$V_{CM}=V_{DD}/2$ , $T=-40^\circ C$ to $+85^\circ C$	--	0.6	13	$\mu V/\text{ }^\circ C$
$dV_{OFFSET}/dt$	Offset Drift with Temperature	$V_{CM}=GND$ , $T=-40^\circ C$ to $+85^\circ C$	--	0.5	12.6	$\mu V/\text{ }^\circ C$
$dV_{OFFSET}/dt$	Long-Term Offset Voltage Drift	$V_{CM}=VDD/2$	0	--	985	$\mu V$
<b>Trimmed Input Offset (Customer Perspective after Using Digital Rheostats with Gain=200x) (Note 2)</b>						
$V_{OFFSET}$	Input Offset Voltage	$V_{CM}=V_{DD}/2$	--	--	5	$\mu V$
<b>Input Voltage Range</b>						
$V_{CMR}$	Input Common-Mode Voltage Range	$T=-40^\circ C$ to $+85^\circ C$	-0.2	--	$V_{DD}+0.2$	V
CMRR	Common-Mode Rejection Ratio	All Op Amps, $GND+0.8V < V_{CM} < VDD-0.8V$ , $T=-40^\circ C$ to $+85^\circ C$	73.5	102	--	dB
CMRR	Common-Mode Rejection Ratio	All Op Amps, $GND < V_{CM} < GND+0.8V$ or $VDD-0.8V < V_{CM} < VDD$	69.7	101	--	dB
CMRR	Common-Mode Rejection Ratio	OpAmp0 and OpAmp1, $GND+0.8V < V_{CM} < VDD-0.8V$ , $T=-40^\circ C$ to $+85^\circ C$	73.5	103	--	dB
CMRR	Common-Mode Rejection Ratio	OpAmp0 and OpAmp1, $GND < V_{CM} < GND+0.8V$ or $VDD-0.8V < V_{CM} < VDD$	69.7	102	--	dB
CMRR	Common-Mode Rejection Ratio	Internal Op Amp, $GND+0.8V < V_{CM} < VDD-0.8V$ , $T=-40^\circ C$ to $+85^\circ C$	77.6	100	--	dB
CMRR	Common-Mode Rejection Ratio	Internal Op Amp, $GND < V_{CM} < GND+0.8V$ or $VDD-0.8V < V_{CM} < VDD$	69.7	100	--	dB
PSRR	Power Supply Rejection Ratio	$V_{CM}=V_{DD}/2$ , $T=-40^\circ C$ to $+85^\circ C$	80	101	--	dB
PSRR	Power Supply Rejection Ratio	$V_{CM}=GND$ , $T=-40^\circ C$ to $+85^\circ C$	83	102	--	dB
CS	Channel Separation	$V_{DD}=5V$ , $f=10Hz$	--	119	--	dB

CS	Channel Separation	V <sub>DD</sub> =5V, f=1kHz	--	112	--	dB
<b>Input Current and Impedance</b>						
I <sub>B</sub>	Input Bias Current	T=25°C	--	1.9	±9	pA
I <sub>B</sub>	Input Bias Current	T=+85°C	--	1.9	±258	pA
I <sub>OFFSET</sub>	Input Offset Current	T=25°C	--	--	3.2	pA
I <sub>OFFSET</sub>	Input Offset Current	T=+85°C	--		210	pA
R <sub>CM</sub>	Common-Mode Input Resistance		--	3*10 <sup>12</sup>	--	Ω
R <sub>DIFF</sub>	Differential Input Resistance		--	10 <sup>13</sup>	--	Ω
C <sub>CM</sub>	Input Capacitance Common-Mode		--	5	7	pF
C <sub>DIFF</sub>	Input Capacitance Differential		--	1.98	2.27	pF
<b>Open-Loop Gain</b>						
A <sub>OL</sub>	DC Open Loop Gain	R <sub>LOAD</sub> =1MΩ, GND+0.1V < V <sub>OUT</sub> < V <sub>DD</sub> -0.1V, T=-40°C to +85°C	103.3	125	--	dB
A <sub>OL</sub>	DC Open Loop Gain	R <sub>LOAD</sub> = 50kΩ, GND+0.5V < V <sub>OUT</sub> < V <sub>DD</sub> -0.5V T=-40°C to +85°C	103.4	125	--	dB
<b>Output</b>						
V <sub>OH</sub>	Maximum Voltage Swing	R <sub>LOAD</sub> =50kΩ, T=-40°C to +85°C	VDD-5.73	--	--	mV
V <sub>OH</sub>	Maximum Voltage Swing	BW=8.192MHz, R <sub>LOAD</sub> =600Ω, T=-40°C to +85°C	VDD-135	--	--	mV
V <sub>OL</sub>	Maximum Voltage Swing	R <sub>LOAD</sub> =50kΩ, T=-40°C to +85°C	--	--	GND+3.122	mV
V <sub>OL</sub>	Maximum Voltage Swing	BW=8.192MHz, R <sub>LOAD</sub> =600Ω, T=-40°C to +85°C	--	--	GND+101	mV
V <sub>OSR</sub>	Linear Output Swing Range	V <sub>OVR</sub> from Rail R <sub>LOAD</sub> =1MΩ	GND+100	--	V <sub>DD</sub> -100	mV
I <sub>SC</sub>	Short Circuit Current	I <sub>SC</sub> to GND BW=128kHz, T=-40°C to +85°C	--	10.8	--	mA
I <sub>SC</sub>	Short Circuit Current	I <sub>SC</sub> to GND BW=512kHz, T=-40°C to +85°C	--	14.4	--	mA
I <sub>SC</sub>	Short Circuit Current	I <sub>SC</sub> to GND BW=2.048MHz, T=-40°C to +85°C	--	22.5	--	mA
I <sub>SC</sub>	Short Circuit Current	I <sub>SC</sub> to GND BW=8.192MHz, T=-40°C to +85°C	--	52.0	--	mA
I <sub>SC</sub>	Short Circuit Current	I <sub>SC</sub> to V <sub>DD</sub> BW=128kHz, T=-40°C to +85°C		20.6	--	mA
I <sub>SC</sub>	Short Circuit Current	I <sub>SC</sub> to V <sub>DD</sub> BW=512kHz, T=-40°C to +85°C		27.0	--	mA
I <sub>SC</sub>	Short Circuit Current	I <sub>SC</sub> to V <sub>DD</sub> BW=2.048MHz, T=-40°C to +85°C		41.1	--	mA
I <sub>SC</sub>	Short Circuit Current	I <sub>SC</sub> to V <sub>DD</sub> BW=8.192MHz, T=-40°C to +85°C		92.1	--	mA

C <sub>LOAD</sub>	Capacitive Load Drive		--	--	--	pF
<b>Power Supply</b>						
V <sub>DD</sub>	Supply Voltage	Guaranteed by PSRR Test	2.4	--	5.5	V
I <sub>Q</sub> (including charge pump current consumption)	Quiescent Current per Amplifier, BW=128kHz	T=25°C, V <sub>DDA</sub> =2.5V to 5.5V	--	33.3	47	µA
I <sub>Q</sub> (including charge pump current consumption)	Quiescent Current per Amplifier, BW=128kHz	T=-40°C to +85°C, V <sub>DDA</sub> =2.5V to 5.5V	--	34.1	59	µA
I <sub>Q</sub> (including charge pump current consumption)	Quiescent Current per Amplifier, BW=512kHz	T=25°C, V <sub>DDA</sub> =2.5V to 5.5V	--	89.8	101	µA
I <sub>Q</sub> (including charge pump current consumption)	Quiescent Current per Amplifier, BW=512kHz	T=-40°C to +85°C, V <sub>DDA</sub> =2.5V to 5.5V	--	91.1	124	µA
I <sub>Q</sub> (including charge pump current consumption)	Quiescent Current per Amplifier, BW=2.048MHz	T=25°C, V <sub>DDA</sub> =2.5V to 5.5V	--	238.7	255	µA
I <sub>Q</sub> (including charge pump current consumption)	Quiescent Current per Amplifier, BW=2.048MHz	T=-40°C to +85°C, V <sub>DDA</sub> =2.5V to 5.5V	--	238.9	274	µA
I <sub>Q</sub> (including charge pump current consumption)	Quiescent Current per Amplifier, BW=8.192MHz	T=25°C, V <sub>DDA</sub> =2.5V to 5.5V	--	611.5	652	µA
I <sub>Q</sub> (including charge pump current consumption)	Quiescent Current per Amplifier, BW=8.192MHz	T=-40°C to +85°C, V <sub>DDA</sub> =2.5V to 5.5V	--	611.6	701	µA
I <sub>Q</sub> (including charge pump current consumption)	Full Shutdown	T=-40°C to +85°C, V <sub>DDA</sub> =2.5V to 5.5V	--	105.8	--	nA
I <sub>Q</sub> (including charge pump current consumption)	Partial Shutdown, BW=128kHz (Note 3)	T=25°C	--	7.3	--	µA
I <sub>Q</sub> (including charge pump current consumption)	Partial Shutdown, BW=8.192MHz (Note 3)	T=25°C	--	21.3	--	µA
<b>Frequency Response</b>						
GBW	Gain Bandwidth Product	R <sub>LOAD</sub> =10kΩ, C <sub>LOAD</sub> =20pF, G=+1V/V BW=128kHz	--	124	--	kHz

GBW	Gain Bandwidth Product	$R_{LOAD}=10k\Omega$ , $C_{LOAD}=20pF$ , $G=+1V/V$ $BW=512kHz$	--	542	--	kHz
GBW	Gain Bandwidth Product	$R_{LOAD}=10k\Omega$ , $C_{LOAD}=20pF$ , $G=+1V/V$ $BW=2.048MHz$	--	2569	--	kHz
GBW	Gain Bandwidth Product	$R_{LOAD}=10k\Omega$ , $C_{LOAD}=20pF$ , $G=+1V/V$ $BW=8.192MHz$	--	9594	--	kHz
PM	Phase Margin	$G=+1V/V$ , $BW=128kHz > 8.192MHz$ ; $R_{LOAD}=10k\Omega$ , $C_{LOAD}=20pF$	43	71	--	degree
SR	Slew Rate	$R_{LOAD}=50k\Omega$ , $C_{LOAD}=85pF$ $BW=128kHz$ , $T=-40^{\circ}C$ to $+85^{\circ}C$	--	0.09	--	V/ $\mu$ s
SR	Slew Rate	$R_{LOAD}=50k\Omega$ , $C_{LOAD}=85pF$ $BW=512kHz$ , $T=-40^{\circ}C$ to $+85^{\circ}C$	--	0.38	--	V/ $\mu$ s
SR	Slew Rate	$R_{LOAD}=50k\Omega$ , $C_{LOAD}=85pF$ $BW=2.048MHz$ , $T=-40^{\circ}C$ to $+85^{\circ}C$	--	1.85	--	V/ $\mu$ s
SR	Slew Rate	$R_{LOAD}=50k\Omega$ , $C_{LOAD}=85pF$ $BW=8.192MHz$ , $T=-40^{\circ}C$ to $+85^{\circ}C$	--	6.48	--	V/ $\mu$ s
$t_{OR}$	Overload Recovery Time	$T=-40^{\circ}C$ to $+85^{\circ}C$ $R_{LOAD}=50k\Omega$	--	12.68	--	$\mu$ s
<b>Noise</b>						
THD	Total Harmonic Distortion	$AV=1$ , $R_{LOAD}=50k\Omega$ , $V_{OUT(PP)}=V_{DD}/2$ $f=1kHz$ , $BW=128kHz$	--	0.171	--	%
THD	Total Harmonic Distortion	$AV=1$ , $R_{LOAD}=50k\Omega$ , $V_{OUT(PP)}=V_{DD}/2$ $f=1kHz$ , $BW=512kHz$	--	0.073	--	%
THD	Total Harmonic Distortion	$AV=1$ , $R_{LOAD}=50k\Omega$ , $V_{OUT(PP)}=V_{DD}/2$ $f=1kHz$ , $BW=2.048MHz$	--	0.033	--	%
THD	Total Harmonic Distortion	$AV=1$ , $R_{LOAD}=50k\Omega$ , $V_{OUT(PP)}=V_{DD}/2$ $f=1kHz$ , $BW=8.192MHz$	--	0.02	--	%
$e_n$	Input Voltage Noise	$f=0.1$ to $10Hz$	--	2.54	--	$\mu V_{pp}$
$V_n$	Input Voltage Noise Density	$f=1kHz$ $BW=128kHz$	--	92	--	$nV/Hz^{1/2}$
$V_n$	Input Voltage Noise Density	$f=1kHz$ $BW=512kHz$	--	86	--	$nV/Hz^{1/2}$
$V_n$	Input Voltage Noise Density	$f=1kHz$ $BW=2.048MHz$	--	74	--	$nV/Hz^{1/2}$
$V_n$	Input Voltage Noise Density	$f=1kHz$ $BW=8.192MHz$	--	51	--	$nV/Hz^{1/2}$
$In$	Input Current Noise Density	$f=1kHz$	--	1	--	$fA/Hz^{1/2}$
<b>Shutdown Characteristics</b>						
$t_{on}$	Amplifier Turn-On Time	$BW=8.192MHz$ , $T=-40^{\circ}C$ to $+85^{\circ}C$ $V_{CM}=V_{DDA}/2$ , $R_L=50k\Omega$	--	2.143	6.095	$\mu$ s

$t_{on}$	Amplifier Turn-On Time	BW=8.192MHz, T=-40°C to +85°C $V_{DDA} > V_{CM} > (V_{DDA}-1.3)$	--	2.166	6.070	μs
$t_{on}$	Amplifier Turn-On Time	BW=128kHz, T=-40°C to +85°C $V_{CM}=V_{DDA}/2$ , $R_L=50k\Omega$	--	25.177	43.158	μs
$t_{on}$	Amplifier Turn-On Time	BW=128kHz, T=-40°C to +85°C $V_{DDA} > V_{CM} > (V_{DDA}-1.3)$	--	34.769	70.602	μs
$t_{off}$	Amplifier Turn-Off Time	--	--	0.653	1.015	μs
<b>Comparator Mode</b>						
$t_{PHL}$	Propagation Delay Output High to Low	VID=100mV, BW=128kHz	--	23.6	39.4	μs
$t_{PHL}$	Propagation Delay Output High to Low	VID=100mV, BW=512kHz	--	10.8	17.9	μs
$t_{PHL}$	Propagation Delay Output High to Low	VID=100mV, BW=2.048MHz	--	6.8	11.5	μs
$t_{PHL}$	Propagation Delay Output High to Low	VID=100mV, BW=8.192MHz	--	5.6	10.0	μs
$t_{PLH}$	Propagation Delay Output Low to High	VID=100mV, BW=128kHz	--	24.6	40.1	μs
$t_{PLH}$	Propagation Delay Output Low to High	VID=100mV, BW=512kHz	--	10.6	17.2	μs
$t_{PLH}$	Propagation Delay Output Low to High	VID=100mV, BW=2.048MHz	--	6.5	10.8	μs
$t_{PLH}$	Propagation Delay Output Low to High	VID=100mV, BW=8.192MHz	--	5.4	9.0	μs

Note 1 AGND = GND, unless otherwise noted.

Note 2 Equivalent offset voltage of the amplifier after user's trim using digital rheostat. Gain of the amplifier is G=200 and the zero output voltage level  $V_{zero}=VDD/2$ .

Note 3 Op amps analog supporting blocks are always turned on.

**I<sup>2</sup>C Specifications**

<b>Symbol</b>	<b>Parameter</b>	<b>Condition/Note</b>	<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>	<b>Unit</b>
F <sub>SCL</sub>	Clock Frequency, SCL		--	--	1000	kHz
t <sub>LOW</sub>	Clock Pulse Width Low		500	--	--	ns
t <sub>HIGH</sub>	Clock Pulse Width High		260	--	--	ns
t <sub>I</sub>	Input Filter Spike Suppression (SCL, SDA)		--	--	50	ns
t <sub>AA</sub>	Clock Low to Data Out Valid		--	--	450	ns
t <sub>BUF</sub>	Bus Free Time between Stop and Start		500	--	--	ns
t <sub>HD_STA</sub>	Start Hold Time		260	--	--	ns
t <sub>SU_STA</sub>	Start Set-up Time		260	--	--	ns
t <sub>HD_DAT</sub>	Data Hold Time		0	--	--	ns
t <sub>SU_DAT</sub>	Data Set-up Time		50	--	--	ns
t <sub>R</sub>	Inputs Rise Time		--	--	120	ns
t <sub>F</sub>	Inputs Fall Time		--	--	120	ns
t <sub>SU_STO</sub>	Stop Set-up Time		260	--	--	ns
t <sub>DH</sub>	Data Out Hold Time		50	--	--	ns

**Chip address**

<b>HEX</b>	<b>BIN</b>	<b>DEC</b>
0x08	0001000	8

## I2C Description

### 1. I2C Basic Command Structure

Each command to the I2C Serial Communications block begins with a Control Byte. The bits inside this Control Byte are shown in Figure 1. After the Start bit, the first four bits are a control code, which can be set by the user in reg<1019:1016>. The Block Address is the next three bits (A10, A9, A8), which will define the most significant bits in the addressing of the data to be read ("1") or written ("0") by the command. This Control Byte will be followed by an Acknowledge bit (ACK).

With the exception of the Current Address Read command, all commands will have the Control Byte followed by the Word Address. The Word Address, in conjunction with the three address bits in the Control Byte, will define the specific data byte to be read or written in the command. Figure 1 shows this basic command structure.




Figure1. I2C Basic Command Structure

### 2. I2C Serial General Timing

Shown in Figure 2 is the general timing characteristics for the I2C Serial Communications block.






Figure2. I2C Serial General Timing

### 3. I2C Serial Communications: Read and Write Commands

Following the Start condition from the master, the Control Code [4 bits], the block address [3 bits] and the R/W bit (set to "0"), are placed onto the bus by the Bus Master. After the I2C Serial Communications block has provided an Acknowledge bit (ACK) the next byte transmitted by the master is the Word Address. The Block Address is the next three bits, and is the higher order addressing bits (A10, A9, A8), which when added to the Word Address will together set the internal address pointer in the SLG7RN45955 to the correct data byte to be written. After the SLG7RN45955 sends another Acknowledge bit, the Bus Master will transmit the data byte to be written into the addressed memory location. The SLG7RN45955 again provides an Acknowledge bit and then the Bus Master generates a Stop condition. The internal write cycle for the data will take place at the time that the SLG7RN45955 generates the Acknowledge bit.




The Random Read command starts with a Control Byte (with R/W bit set to "0", indicating a write command) and Word Address to set the internal byte address, followed by a Start bit, and then the Control Byte for the read (exactly the same as the Byte Write command). The Start bit in the middle of the command will halt the decoding of a Write command, but will set the internal address counter in preparation for the second half of the command. After the Start bit, the Bus Master issues a second control byte with the R/W bit set to "1", after which the SLG7RN45955 issues an Acknowledge bit, followed by the requested eight data bits.



### 4. Chip reconfiguration

SLG7RN45955 has an ISP capability. This means that the chip internal blocks configuration may be changed on the fly or even re-programmed via I2C. If there is a need for temporary change of the chip configuration (it will be reset to the programmed configuration after the chip is reset or power on again) one should use Registers (A10, A9, A8 = "000"). To reprogram a configuration via I2C NVM should be accessed with A10, A9, A8 = "010". Please keep in mind that random byte write procedure is not supported, this may lead to incorrect chip configuration. Only page write procedure is supported.

## Typical Application Circuit



\* - these element values have been calculated as an example, and may be adjusted

## Functionality Waveforms

Channel 1 (yellow/top line) – f\_inp (external input frequency to the C3 circuit)  
Channel 2 (light blue/2nd line) – PIN#22 (OUT)

All waveforms were taken with the calculated values of the elements specified in the Typical Application Circuit


1. The main design functionality, f\_inp = 20 Hz.




2. The main design functionality, f\_inp = 100 Hz.




3. The main design functionality,  $f_{inp} = 1 \text{ kHz}$ .



4. The main design functionality,  $f_{inp} = 10 \text{ kHz}$ .




5. The main design functionality,  $f_{inp} = 20$  kHz.



6. The main design functionality,  $f_{inp} = 30$  kHz.



## Package Top Marking



Datasheet Revision	Programming Code Number	Lock Status	Checksum	Part Code	Revision	Date
0.10	001		0x4553A8FF			08/11/2022

Lock coverage for this part is indicated by √, from one of the following options:




	Unlocked
√	Partly lock read
	Partly lock write
	Partly lock read and write
	Partly lock read and lock write
	Lock read and partly lock write
	Read lock
	Write lock
	Lock read and write

The IC security bit is locked/set for code security for production unless otherwise specified. The Programming Code Number is not changed based on the choice of locked vs. unlocked status.

## Package Outlines

STQFN 24L 3 MM X 3 MM X 0.55 MM 0.4P GREEN PACKAGE

IC Net Weight: 0.0116 g

Top ViewSide ViewBottom View

PKG CODE	UQFN					
	MILLIMETER			INCH		
SYMBOLS	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	0.50	0.55	0.60	0.020	0.022	0.024
A1	0.00	0.02	0.05	0.000	0.001	0.002
A3	0.10	0.15	0.20	0.004	0.006	0.008
b	0.13	0.18	0.23	0.005	0.007	0.009
D	2.95	3.00	3.05	0.116	0.118	0.120
E	2.95	3.00	3.05	0.116	0.118	0.120
e	0.40 BSC			0.016 BSC		
L	0.175	0.225	0.275	0.007	0.009	0.011
L1	0.30	0.35	0.40	0.012	0.014	0.016
S	0.22 REF.			0.009 REF.		
aaa	0.07			0.003		
bbb	0.07			0.003		
ccc	0.10			0.004		
ddd	0.05			0.002		
eee	0.08			0.003		

\*A1\* MAX LEAD COPLANARITY 0.05mm

STANDARD TOLERANCE : ±0.05

PAD SIZE	LEAD FINISH		JEDEC CODE
	Pure Tin	PPF	
V	X		N/A

## NOTES :


1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15mm AND 0.30mm FROM THE TERMINAL TIP. IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL, THE DIMENSION b SHOULD NOT BE MEASURED IN THAT RADIUS AREA.
3. BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.

**Tape and Reel Specification**

Package Type	# of Pins	Nominal Package Size [mm]	Max Units		Reel & Hub Size [mm]	Leader (min)		Trailer (min)		Tape Width [mm]	Part Pitch [mm]
			per Reel	per Box		Pockets	Length [mm]	Pockets	Length [mm]		
STQFN 24L 3mmx3mm 0.4P FC Green	24	3 x 3 x 0.55	5000	10000	330 / 100	42	336	42	336	12	8

**Carrier Tape Drawing and Dimensions**

Package Type	Pocket BTM Length	Pocket BTM Width	Pocket Depth	Index Hole Pitch	Pocket Pitch	Index Hole Diameter	Index Hole to Tape Edge	Index Hole to Pocket Center	Tape Width
	A0	B0	K0	P0	P1	D0	E	F	W
STQFN 24L 3mmx3mm 0.4P FC Green	3.3	3.3	0.8	4	8	1.55	1.75	5.5	12




Refer to EIA-481 specification

Note: Orientation in carrier: Pin1 is at upper left corner (Quadrant1).


**Recommended Reflow Soldering Profile**Please see IPC/JEDEC J-STD-020: for relevant soldering information. More information can be found at [www.jedec.org](http://www.jedec.org).

## Layout Guidelines

Expose Pad  
(Package face down)



Recommended Landing Pattern  
(Package face down)



**Datasheet Revision History**

Date	Version	Change
08/11/2022	0.10	New design for SLG47004V chip

## **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit [www.renesas.com/contact-us/](http://www.renesas.com/contact-us/).