

## HART Modem Analog Front-end

### General Description


#### Overview

Renesas SLG7RN48069 is a low power and small form device. The SoC is housed in a 3mm x 3mm STQFN package which is optimal for using with small devices.

#### Features

- Low Power Consumption
- RoHS Compliant / Halogen-Free
- 24-pin STQFN: 3.0 mm x 3.0 mm x 0.55 mm, 0.4 mm Pitch
- SLG7RN48069 works in pair with HART Modem Modulator/Demodulator based on SLG7RN47762

#### Pin Configuration



STQFN-24  
(Top View)

#### Pin Name

| Pin # | Pin name   | Pin # | Pin name          |
|-------|------------|-------|-------------------|
| 1     | NC         | 13    | NC                |
| 2     | NC         | 14    | NC                |
| 3     | NC         | 15    | GND               |
| 4     | VDDA       | 16    | VDD               |
| 5     | NC         | 17    | NC                |
| 6     | NC         | 18    | NC                |
| 7     | FILTER IN+ | 19    | RX_SIN_OUT_B(OUT) |
| 8     | FILTER IN- | 20    | NC                |
| 9     | FILTER OUT | 21    | SDA               |
| 10    | BUFFER OUT | 22    | SCL               |
| 11    | BUFFER IN- | 23    | NC                |
| 12    | BUFFER IN+ | 24    | RX_SIN_OUT_B(IN)  |

## HART Modem Analog Front-end


### Pin Configuration

| Pin | Pin Name          | Type                | Pin Description                    | Internal Resistors |
|-----|-------------------|---------------------|------------------------------------|--------------------|
| 1   | NC                | --                  | Keep Floating or connect to GND    | --                 |
| 2   | NC                | --                  | Keep Floating or connect to GND    | --                 |
| 3   | NC                | --                  | Keep Floating or connect to GND    | --                 |
| 4   | VDDA              | APWR                | Analog Power Supply                | --                 |
| 5   | NC                | --                  | Keep Floating or connect to GND    | --                 |
| 6   | NC                | --                  | Keep Floating or connect to GND    | --                 |
| 7   | FILTER IN+        | Analog Input/Output | Analog Input/Output                | floating           |
| 8   | FILTER IN-        | Analog Input/Output | Analog Input/Output                | floating           |
| 9   | FILTER OUT        | Analog Input/Output | Analog Input/Output                | floating           |
| 10  | BUFFER OUT        | Analog Input/Output | Analog Input/Output                | floating           |
| 11  | BUFFER IN-        | Analog Input/Output | Analog Input/Output                | floating           |
| 12  | BUFFER IN+        | Analog Input/Output | Analog Input/Output                | floating           |
| 13  | NC                | --                  | Keep Floating or connect to GND    | --                 |
| 14  | NC                | --                  | Keep Floating or connect to GND    | --                 |
| 15  | GND               | GND                 | Ground                             | --                 |
| 16  | VDD               | PWR                 | Supply Voltage                     | --                 |
| 17  | NC                | --                  | Keep Floating or connect to GND    | --                 |
| 18  | NC                | --                  | Keep Floating or connect to GND    | --                 |
| 19  | RX_SIN_OUT_B(OUT) | Analog Input/Output | Analog Input/Output                | floating           |
| 20  | NC                | --                  | Keep Floating or connect to GND    | --                 |
| 21  | SDA               | Digital Input       | Digital Input with Schmitt trigger | floating           |
| 22  | SCL               | Digital Input       | Digital Input with Schmitt trigger | floating           |
| 23  | NC                | --                  | Keep Floating or connect to GND    | --                 |
| 24  | RX_SIN_OUT_B(IN)  | Analog Input/Output | Analog Input/Output                | floating           |

### Ordering Information

| Part number  | Package type                             |
|--------------|------------------------------------------|
| SLG7RN48069V | 24-pin STQFN - Tape and Reel (TBD units) |

## Block Diagram



# HART Modem Analog Front-end

## Absolute Maximum Conditions

| Parameter                                                    |                                                                                          | Min  | Max                               | Unit |
|--------------------------------------------------------------|------------------------------------------------------------------------------------------|------|-----------------------------------|------|
| V <sub>DD</sub> and V <sub>DDA</sub> Voltage to GND          |                                                                                          | -0.5 | 7.0                               | V    |
| DC Input Voltage                                             | GPI0, GPIOs 0, 1, 2, 3, 6, 7, 8, 9                                                       | -0.5 | V <sub>DD</sub> + 0.5, up to 7.0  | V    |
|                                                              | GPIOs 4, 5                                                                               | -0.5 | 7.0                               |      |
|                                                              | OA0+, OA0-, OA0_OUT, OA1+, OA1-, OA1_OUT, RH0_A/GPI1, RH0_B/GPI2, RH1_A/GPI4, RH1_B/GPI3 | -0.5 | V <sub>DDA</sub> + 0.5, up to 7.0 |      |
|                                                              |                                                                                          |      |                                   |      |
| V <sub>DD</sub> DC Current (Note 1)                          |                                                                                          | --   | 90                                | mA   |
| V <sub>DDA</sub> DC Current (Note 1)                         |                                                                                          | --   | 180                               | mA   |
| GND DC Current (Note 1)                                      |                                                                                          | --   | 145                               | mA   |
| GPIO DC Current (Note 1)                                     | Analog Switch Mode                                                                       | --   | 130                               | mA   |
| Logic Input Pin Current                                      |                                                                                          | --   | 1                                 | mA   |
| Input Leakage Current (Depends on the kind of GPIOs, Note 2) |                                                                                          | 10   | 30                                | nA   |
| Storage Temperature Range                                    |                                                                                          | -65  | +150                              | °C   |
| Junction Temperature                                         |                                                                                          | --   | +150                              | °C   |
| ESD Protection (Human Body Model)                            |                                                                                          | 2000 | --                                | V    |
| ESD Protection (Charged Device Model)                        |                                                                                          | 1300 | --                                | V    |
| Thermal Resistance                                           |                                                                                          | --   | 79.7                              | °C/W |
| Moisture Sensitive Level                                     |                                                                                          | 1    |                                   |      |
| Note 1: Continuous operation at T <sub>J</sub> = +110 °C     |                                                                                          |      |                                   |      |
| Note 2: For more details please see the official datasheet   |                                                                                          |      |                                   |      |

## Electrical Characteristics

| Symbol               | Parameter                                                    | Condition                                                                                      | Min                 | Typ  | Max                 | Unit |
|----------------------|--------------------------------------------------------------|------------------------------------------------------------------------------------------------|---------------------|------|---------------------|------|
| V <sub>DD</sub>      | V <sub>DD</sub> Supply Voltage Range                         |                                                                                                | 2.4                 | 3.4  | 5.5                 | V    |
| V <sub>DDA</sub>     | V <sub>DDA</sub> Supply Voltage Range                        |                                                                                                | 2.4                 | 3.4  | 5.5                 | V    |
| T <sub>A</sub>       | Operating Ambient Temperature Range                          |                                                                                                | -40                 | 25   | 85                  | °C   |
| C <sub>VDD</sub>     | Input Capacitor at V <sub>DD</sub> and V <sub>DDA</sub> Pins |                                                                                                | 0.1                 | --   | --                  | μF   |
| C <sub>IN</sub>      | Input Capacitance                                            |                                                                                                | --                  | 4    | --                  | pF   |
| I <sub>Q</sub>       | Quiescent Current                                            | Static inputs and floating outputs. PIN7, PIN12, PIN24 are Low; PIN21-22, PIN8, PIN11 are High | --                  | 40   | --                  | μA   |
| V <sub>IH</sub>      | HIGH-level Input Voltage                                     | Logic Input with Schmitt Trigger                                                               | 0.7xV <sub>DD</sub> | --   | --                  | V    |
| V <sub>IL</sub>      | LOW-level Input Voltage                                      | Logic Input with Schmitt Trigger                                                               | --                  | --   | 0.3xV <sub>DD</sub> | V    |
| t <sub>SU</sub>      | Startup Time                                                 | From V <sub>DD</sub> rising past V <sub>TH_PON</sub> , V <sub>DD</sub> Slew-rate < 1 V/ms      | --                  | 4.4  | 6.3                 | ms   |
|                      |                                                              | From V <sub>DD</sub> rising past V <sub>TH_PON</sub> , V <sub>DD</sub> Slew-rate ≥ 1 V/ms      | --                  | 2.5  | 4.0                 | ms   |
| V <sub>TH_PON</sub>  | Power-on Threshold                                           | V <sub>DD</sub> required to start up the device                                                | 1.62                | 1.84 | 2.05                | V    |
| V <sub>TH_POFF</sub> | Power-off Threshold                                          | V <sub>DD</sub> to turn off the device                                                         | 1.02                | 1.34 | 1.60                | V    |

## Operational Amplifier Characteristics

| Symbol              | Parameter                          | Conditions                                                                       | Min  | Typ | Max | Unit  |
|---------------------|------------------------------------|----------------------------------------------------------------------------------|------|-----|-----|-------|
| V <sub>DDA</sub>    | Input Voltage Range                |                                                                                  | 2.3  | --  | 5.5 | V     |
| GBP                 | Gain Bandwidth Product             | f = 50 kHz, R <sub>LOAD</sub> = 10 kΩ to V <sub>CM</sub>                         | --   | 400 | --  | kHz   |
| V <sub>OS</sub>     | Input Offset Voltage               | T <sub>A</sub> = +25 °C                                                          | -9   | -3  | 9   | μV    |
|                     |                                    | T <sub>A</sub> = -40 °C to +85 °C                                                | -15  | --  | 15  | μV    |
| V <sub>CMR</sub>    | Common-mode Input Voltage Range    |                                                                                  | -0.1 | --  | 5.1 | V     |
| CMRR                | Common-mode Rejection Ratio        | V <sub>CM</sub> = -0.1 V to 5.0 V, T <sub>A</sub> = +25 °C                       | 112  | 125 | --  | dB    |
|                     |                                    | T <sub>A</sub> = -40 °C to +85 °C                                                | 109  | --  | --  | dB    |
| PSRR                | Power Supply Rejection Ratio       | V <sub>DDA</sub> = 2.3 V to 5.1 V, T <sub>A</sub> = +25 °C                       | 117  | 130 | --  | dB    |
|                     |                                    | T <sub>A</sub> = -40 °C to +85 °C                                                | 115  | --  | --  | dB    |
| I <sub>B</sub>      | Input Bias Current                 | T <sub>A</sub> = +25 °C                                                          | -340 | ±30 | 440 | pA    |
| I <sub>OFFSET</sub> | Input Offset Current               | T <sub>A</sub> = +25 °C                                                          | --   | 160 | --  | pA    |
| R <sub>CM</sub>     | Common-mode Input Resistance       |                                                                                  | --   | 10  | --  | GΩ    |
| R <sub>DIFF</sub>   | Differential-mode Input Resistance |                                                                                  | --   | 10  | --  | GΩ    |
| A <sub>OL</sub>     | Open Loop Gain                     | R <sub>LOAD</sub> = 1 MΩ                                                         | --   | 152 | --  | dB    |
| SR+                 | Positive Slew Rate                 | V <sub>OAx_OUT</sub> = 1 V to 4 V, A <sub>V</sub> = 1, R <sub>LOAD</sub> = 10 kΩ | --   | 160 | --  | mV/μs |
| SR-                 | Negative Slew Rate                 | V <sub>OAx_OUT</sub> = 1 V to 4 V, A <sub>V</sub> = 1, R <sub>LOAD</sub> = 10 kΩ | --   | 100 | --  | mV/μs |


## I<sup>2</sup>C Specifications

| Symbol              | Parameter                            | Conditions                       | Min | Typ | Max  | Unit |
|---------------------|--------------------------------------|----------------------------------|-----|-----|------|------|
| f <sub>SCL</sub>    | Clock Frequency, SCL                 |                                  | --  | --  | 1000 | kHz  |
| t <sub>LOW</sub>    | Clock Pulse Width, LOW               |                                  | 500 | --  | --   | ns   |
| t <sub>HIGH</sub>   | Clock Pulse Width, HIGH              |                                  | 260 | --  | --   | ns   |
| t <sub>AA</sub>     | Clock LOW to Data Out Valid          |                                  | --  | --  | 450  | ns   |
| t <sub>BUF</sub>    | Bus Free Time between STOP and START |                                  | 500 | -   | --   | ns   |
| t <sub>HD_STA</sub> | Start Hold Time                      |                                  | 260 | --  | --   | ns   |
| t <sub>SU_STA</sub> | Start Set-up Time                    |                                  | 260 | --  | --   | ns   |
| t <sub>HD_DAT</sub> | Data Hold Time                       | Logic Input with Schmitt Trigger | 0   | --  | --   | ns   |
| t <sub>SU_DAT</sub> | Data Set-up Time                     | Logic Input with Schmitt Trigger | 100 | --  | --   | ns   |
| t <sub>R</sub>      | Inputs Rise Time                     |                                  | --  | --  | 120  | ns   |
| t <sub>F</sub>      | Inputs Fall Time                     |                                  | --  | --  | 120  | ns   |
| t <sub>SU_STO</sub> | STOP Set-up Time                     |                                  | 260 | --  | --   | ns   |
| t <sub>DH</sub>     | Data Out Hold Time                   |                                  | 50  | --  | --   | ns   |

## Chip Address

| HEX  | BIN     | DEC |
|------|---------|-----|
| 0x08 | 0001000 | 8   |

#### Package Top Marking



| Datasheet revision | Programming Code Number | Lock Status | Checksum   | Part Code | Revision | Date       |
|--------------------|-------------------------|-------------|------------|-----------|----------|------------|
| 1.01               | 001                     | L           | 0xFDB5E415 | 48069     | AB       | 07/03/2025 |


#### Memory Lock Options

| Option    | Status                       |
|-----------|------------------------------|
| Registers | All lock read/write (mode 6) |


The IC security bit is locked/set for code security for production unless otherwise specified. The Programming Code Number is not changed based on the choice of locked vs. unlocked status.

#### Package Drawing and Dimensions


STQFN-24 (3.0 mm x 3.0 mm x 0.55 mm, 0.4 mm Pitch) WB



TOP VIEW



BOTTOM VIEW



SIDE VIEW


#### Tape and Reel Specifications

| Package Type | # of Pins | Nominal Package Size (mm) | Max Units |         | Reel & Hub Size (mm) | Leader (min) |             | Trailer (min) |             | Tape Width (mm) | Part Pitch (mm) |
|--------------|-----------|---------------------------|-----------|---------|----------------------|--------------|-------------|---------------|-------------|-----------------|-----------------|
|              |           |                           | per Reel  | per Box |                      | Pockets      | Length (mm) | Pockets       | Length (mm) |                 |                 |
| STQFN-24     | 24        | 3.0 x 3.0 x 0.55          | 5,000     | 5,000   | 330/102              | 42           | 336         | 42            | 336         | 12.5            | 8.0             |

#### Carrier Tape Drawing and Dimensions

| Package Type | Pocket BTM Length (mm) | Pocket BTM Width (mm) | Pocket Depth (mm) | Index Hole Pitch (mm) | Pocket Pitch (mm) | Index Hole Diameter (mm) | Index Hole to Tape Edge (mm) | Index Hole to Pocket Center (mm) | Tape Width (mm) |
|--------------|------------------------|-----------------------|-------------------|-----------------------|-------------------|--------------------------|------------------------------|----------------------------------|-----------------|
|              | A0                     | B0                    | K0                | P0                    | P1                | D0                       | E                            | F                                | W               |
| STQFN-24     | 3.3 ± 0.1              | 3.3 ± 0.1             | 0.75 ± 0.05       | 4.0 ± 0.1             | 4.0 ± 0.1         | 1.5 +0.1 / -0.0          | 1.75 ± 0.1                   | 5.5 ± 0.05                       | 12.15 ± 0.1     |

STQFN-24



#### Recommended Reflow Soldering Profile

Refer to the IPC/JEDEC standard J-STD-020 for relevant soldering information. This document can be downloaded from [www.jedec.org](http://www.jedec.org).

#### Layout Consideration

The SLG7RN48069 has two supply input pins ( $V_{DD}$  and  $V_{DDA}$ ) and one ground pin (GND) as analog and digital ground signals are internally connected. Separating the analog supply voltage ( $V_{DDA}$ ) from the digital supply ( $V_{DD}$ ) helps to minimize cross-coupling of noise generated by the digital part of the device.


- Analog ( $V_{DDA}$ ) Domain: Operational Amplifiers, bias generators (for  $V_{REF}$  of OpAmp and MS-ACMP),  $V_{REF}$  of OpAmp, digital rheostats, and low-power bandgap.
- Digital ( $V_{DD}$ ) Domain: MS-ACMP (Chopper ACMP),  $V_{REF}$  of MS-ACMP, TS\_OUT buffer, sink/source buffer, analog switch, OSC0 (2 kHz/10 kHz), OSC1 (25 MHz), I<sup>2</sup>C macrocell, the NVM logic, multi-function macrocells, and combination-function macrocells.

It is strongly recommended to connect unused digital input pins to GND.


The following suggestions allow to minimize the impacts of the digital domain noise onto the analog domain:

- Decrease the slew-rate of digital input signals if possible.
- Use proper grounding scheme with bypass capacitors on  $V_{DDA}$  and  $V_{DD}$  pins.
- Assign GPIO0 – GPIO9 for digital signals first, then use other pins in case more digital IOs are needed.

#### PCB Layout Example



#### Recommended Land Pattern



**RECOMMENDED LAND PATTERN**  
(PCB Top View, NSMD Design)

#### NOTES:

1. JEDEC compatible.
2. All dimensions are in mm and angles are in degrees.
3. Use  $\pm 0.05$  mm for the non-toleranced dimensions.
4. Numbers in ( ) are for references only.

**Datasheet Revision History**

| Date       | Version | Change                                         |
|------------|---------|------------------------------------------------|
| 12/11/2024 | 0.10    | New Design                                     |
| 12/11/2024 | 0.11    | Updated Device Revision Table                  |
| 05/13/2025 | 0.12    | Added the Block Diagram<br>Updated Lock Status |
| 05/15/2025 | 0.13    | Updated Electrical Characteristics Table       |
| 05/22/2025 | 0.14    | Updated Device Revision Table                  |
| 05/23/2025 | 1.00    | Production Release                             |
| 07/03/2025 | 1.01    | Updated name and description of the Datasheet  |