# 27-Bit Registered Buffer for DDR2

### **Recommended Application:**

- DDR2 Memory Modules
- Provides complete DDR DIMM solution with ICS98ULPA877A, ICS97ULP877, or IDTCSPUA877A
- Optimized for DDR2 400/533/667 JEDEC 4 Rank VLP DIMMS

### **Product Features:**

- 27-bit 1:1 registered buffer with parity check functionality
- Supports SSTL\_18 JEDEC specification on data inputs and outputs
- Supports LVCMOS switching levels on RESET input
- 50% more dynamic driver strength than standard SSTU32864
- Low voltage operation V<sub>DD</sub> = 1.7V to 1.9V
- Available in 96 BGA package

### **Pin Configuration**

000	000	00	0	0	0
0		0	-		
	•		0	0	0
	0	0	0	0	0
0	0	0	0	0	0
0	0	0	0	0	0
0	0	0	0	0	0
0	0	0	0	0	0
0	0	0	0	0	0
0	0	0	0	0	0
0	0	0	0	0	0
0	0	0	0	0	0
0	0	0	0	0	0
0	0	0	0	0	0
0	0	0	0	0	0
0	0	0	0	0	0
0	0	0	0	0	0
	000000000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0       0       0         0       0       0       0         0       0       0       0         0       0       0       0         0       0       0       0         0       0       0       0         0       0       0       0         0       0       0       0         0       0       0       0         0       0       0       0         0       0       0       0	0       0       0         0       0       0       0         0       0       0       0         0       0       0       0         0       0       0       0         0       0       0       0         0       0       0       0         0       0       0       0         0       0       0       0         0       0       0       0         0       0       0       0         0       0       0       0	0       0       0       0         0       0       0       0       0         0       0       0       0       0         0       0       0       0       0         0       0       0       0       0         0       0       0       0       0         0       0       0       0       0         0       0       0       0       0         0       0       0       0       0         0       0       0       0       0         0       0       0       0       0         0       0       0       0       0         0       0       0       0       0

96 Ball BGA (Top View)

	_		Inputs	_				Outputs	
RESET	DCS0	DCS1	CSGate Enable	СК	CK	Dn, DODTn, DCKEn	Qn	QCS	QODT, QCKE
Н	L	L	х	Ŷ	$\downarrow$	L	L	L	L
Н	L	L	х	↑	$\rightarrow$	Н	н	L	н
Н	L	L	х	L or H	L or H	х	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>
Н	L	Н	х	Ŷ	$\rightarrow$	L	L	L	L
н	L	н	х	Ŷ	$\rightarrow$	Н	н	L	н
Н	L	Н	х	L or H	L or H	х	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>
н	Н	L	х	Ŷ	$\rightarrow$	L	L	Н	L
н	Н	L	х	$\uparrow$	$\downarrow$	Н	н	Н	н
н	Н	L	х	L or H	L or H	х	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>
Н	Н	Н	L	$\uparrow$	$\downarrow$	L	L	Н	L
н	Н	Н	L	$\uparrow$	$\downarrow$	Н	н	н	н
н	Н	Н	L	L or H	L or H	х	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>
Н	Н	Н	Н	Ŷ	$\downarrow$	L	Q <sub>0</sub>	Н	L
н	н	Н	н	$\uparrow$	$\downarrow$	Н	Q <sub>0</sub>	Н	н
Н	Н	Н	Н	L or H	L or H	Х	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>
L	X or floating	L	L	L					

**Functionality Truth Table** 

## **Ball Assignments**

DCKE0	D0	V <sub>REF</sub>	V <sub>DD</sub>	QCKE0	QCKE1
DCKE1	D1	GND	GND	Q0	Q1
D2	DODT1	V <sub>DD</sub>	V <sub>DD</sub>	Q2	DNU
DODT0	PTYERR	GND	GND	QODT0	QODT1
D3	D4	V <sub>DD</sub>	V <sub>DD</sub>	Q3	Q4
D5	D6	GND	GND	Q5	Q6
PAR_IN	RESET	V <sub>DD</sub>	V <sub>DD</sub>	NC	NC
СК	DCS0	GND	GND	QCS0	QCS1
CK	DCS1	V <sub>DD</sub>	V <sub>DD</sub>	NC	NC
D7	D8	GND	GND	Q7	Q8
D9	D10	V <sub>DD</sub>	V <sub>DD</sub>	Q9	Q10
D11	D12	GND	GND	Q11	Q12
D13	D14	V <sub>DD</sub>	V <sub>DD</sub>	Q13	Q14
D15	D16	GND	GND	Q15	Q16
D17	D18	V <sub>DD</sub>	V <sub>DD</sub>	Q17	Q18
D19	D20	CSGateEN	V <sub>DD</sub>	Q19	Q20
1	2	3	4	5	6
	DCKE1 D2 DODT0 D3 D5 PAR_IN CK CK D7 D9 D11 D13 D15 D17 D19	DCKE1         D1           D2         DODT1           D2         DODT1           DODT0         PTYERR           D3         D4           D5         D6           PAR_IN         RESET           CK         DCS0           CK         DCS1           D7         D8           D9         D10           D11         D12           D13         D14           D15         D16           D17         D18           D19         D20	DCKE1         D1         GND           D2         DODT1         V <sub>DD</sub> DODT0         PTYERR         GND           D3         D4         V <sub>DD</sub> D5         D6         GND           PAR_IN         RESET         V <sub>DD</sub> CK         DCS0         GND           D7         D8         GND           D9         D10         V <sub>DD</sub> D11         D12         GND           D13         D14         V <sub>DD</sub> D7         D8         GND           D11         D12         GND           D13         D14         V <sub>DD</sub> D11         D12         GND           D13         D14         V <sub>DD</sub> D15         D16         GND           D17         D18         V <sub>DD</sub> D17         D18         V <sub>DD</sub> D19         D20         CSGateEN	DCKE1         D1         GND         GND           D2         DODT1         V <sub>DD</sub> V <sub>DD</sub> DODT0         PTYERR         GND         GND           D3         D4         V <sub>DD</sub> V <sub>DD</sub> D5         D6         GND         GND           PAR_IN         RESET         V <sub>DD</sub> V <sub>DD</sub> CK         DCS0         GND         GND           D7         D8         GND         GND           D7         D8         GND         GND           D1         D12         GND         V <sub>DD</sub> D1         D12         GND         GND           D11         D12         GND         GND           D13         D14         V <sub>DD</sub> V <sub>DD</sub> D13         D14         V <sub>DD</sub> V <sub>DD</sub> D15         D16         GND         GND           D15         D16         GND         QD           D17         D18         V <sub>DD</sub> V <sub>DD</sub> D19         D20         CSGateEN         V <sub>DD</sub>	DCKE1         D1         GND         GND         Q0           D2         DODT1         V <sub>DD</sub> V <sub>DD</sub> Q2           DODT0         PTYERR         GND         GND         Q0DT0           D3         D4         V <sub>DD</sub> V <sub>DD</sub> Q3           D5         D6         GND         GND         Q3           D5         D6         GND         GND         Q5           PAR_IN         RESET         V <sub>DD</sub> V <sub>DD</sub> NC           CK         DCS0         GND         GND         Q25           D7         D8         GND         GND         Q5           D7         D8         GND         Q0D         QCS0           CK         DCS1         V <sub>DD</sub> V <sub>DD</sub> NC           D7         D8         GND         GND         Q7           D9         D10         V <sub>DD</sub> V <sub>DD</sub> Q9           D11         D12         GND         GND         Q11           D13         D14         V <sub>DD</sub> V <sub>DD</sub> Q15           D17         D18         V <sub>DD</sub> V <sub>DD</sub> Q17           D19 <t< td=""></t<>

## 27 bit 1:1 Register

<sup>© 2019</sup> Renesas Electronics Corporation

### **General Description**

This 27-bit 1:1 registered buffer with parity is designed for 1.7V to 1.9V V<sub>DD</sub> operation.

All clock and data inputs are compatible with the JEDEC standard for SSTL\_18. The control inputs are LVCMOS. All outputs are 1.8 V CMOS drivers that have been optimized to drive the DDR2 DIMM load. The **ICSSSTUB32871A** operates from a differential clock (CK and CK). Data are registered at the crossing of CK going high, and CK going low.

The device supports low-power standby operation. When the reset input (RESET) is low, the differential input receivers are disabled, and undriven (floating) data, clock and reference voltage (VREF) inputs are allowed. In addition, when RESET is low all registers are reset, and all outputs except PTYERR are forced low. The LVCMOS RESET input must always be held at a valid logic high or low level.

To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.

In the DDR2 RDIMM application, RESET is specified to be completely asynchronous with respect to CK and CK. Therefore, no timing relationship can be guaranteed between the two. When entering reset, the register will be cleared and the outputs will be driven low quickly, relative to the time to disable the differential input receivers. However, when coming out of reset, the register will become active quickly, relative to the time to enable the differential input receivers. As long as the data inputs are low, and the clock is stable during the time from the low-to-high transition of RESET until the input receivers are fully enabled, the design of the ICSSSTUB32871A must ensure that the outputs will remain low, thus ensuring no glitches on the output.

The device monitors both DCS0 and DCS1 inputs and will gate the Qn outputs from changing states when both DCS0 and DCS1 are high. If either DCS0 or DCS1 input is low, the Qn outputs will function normally. The RESET input has priority over the DCS0 and DCS1 control and will force the Qn outputs low and the PTYERR output high. If the DCS-control functionality is not desired, then the CSGateEnable input can be hardwired to ground, in which case, the setup-time requirement for DCS would be the same as for the other D data inputs.

The **ICSSSTU32871A** includes a parity checking function. The **ICSSSTUB32871A** accepts a parity bit from the memory controller at its input pin PARIN, compares it <u>with the</u> data received on the D-inputs and indicates whether a parity error has occurred on its open-drain PTYERR pin (active LOW). Package options include 96-ball Thin Profile Fine Pitch BGA (TFBGA, MO-TBD).


			Inputs				Output		
RESET	DCS0	DCS1	СК	Сĸ	of inputs = H (D0-D21)	PARIN*	PTYERR**		
Н	L	Н	$\uparrow$	$\downarrow$	Even	L	Н		
Н	L	Н	$\uparrow$	$\downarrow$	Odd	L	L		
Н	L	Н	↑	$\downarrow$	Even	Н	L		
Н	L	Н	$\uparrow$	$\downarrow$	Odd	Н	Н		
Н	Н	L	$\uparrow$	$\downarrow$	Even	L	Н		
Н	Н	L	$\uparrow$	$\downarrow$	Odd	L	L		
Н	Н	L	$\uparrow$	$\downarrow$	Even	Н	L		
Н	Н	L	$\uparrow$	$\downarrow$	Odd	Н	Н		
Н	Н	Н	$\uparrow$	$\downarrow$	Х	Х	PTYERR <sub>0</sub>		
Н	Х	Х	L or H	L or H	Х	Х	PTYERR 0		
L	X or floating	X or floating	X or floating	X or floating	X or floating	X or floating	Н		
** This tran	PARIN arrives one clock cycle after the data to which it applies.								

<sup>© 2019</sup> Renesas Electronics Corporation


## **Ball Assignment**

Signal Group	Signal Name	Туре	Description
Ungated inputs	DCKE0, DCKE1, DODT0, DODT1	SSTL_18	DRAM function pins not associated with Chip Select.
Chip Select gated inputs	D0 D20	SSTL_18	DRAM inputs, re-driven only when Chip Select is LOW.
Chip Select inputs	DCS0, DCS1	SSTL_18	DRAM Chip Select signals. These pins initiate DRAM address/command decodes, and as such at least one will be low when a valid address/command is present. The register can be programmed to re-drive all D-inputs only (CSGateEN high) when at least one Chip Select input is LOW.
Re-driven outputs	Q0Q20, QCS0-1, QCKE0-1, QODT0-1	SSTL_18	Outputs of the register, valid after the specified clock count and immediately following a rising edge of the clock.
Parity input	PARIN	SSTL_18	Input parity is received on pin PARIN and should maintain odd parity across the D0D20 inputs, at the rising edge of the clock.
Parity error output	PTYERR	Open drain	When LOW, this output indicates that a parity error was identified associated with the address and/or command inputs. $\overrightarrow{PTYERR}$ will be active for two clock cycles, and delayed by an additional clock cycle for compatibility with final parity out timing on the industry-standard DDR-II register with parity (in JEDEC definition).
Program inputs	CSGateEN	1.8 V LVCMOS	Chip Select Gate Enable. When HIGH, the D0D20 inputs will be latched only when at least one Chip Select input is LOW during the rising edge of the clock. When LOW, the D0D20 inputs will be latched and redriven on every rising edge of the clock.
Clock inputs	CK, CK	SSTL_18	Differential master clock input pair to the register. The register operation is triggered by a rising edge on the positive clock input (CK).
Miscellaneous inputs	RESET	1.8 V LVCMOS	Asynchronous reset input. When LOW, it causes a reset of the internal latches, thereby forcing the outputs LOW. $\overrightarrow{\text{RESET}}$ also resets the $\overrightarrow{\text{PTYERR}}$ signal.
	VREF	0.9 V nominal	Input reference voltage for the SSTL_18 inputs. Two pins (internally tied together) are used for increased reliability.

## **Block Diagram**




## Parity Functionality Block Diagram




<sup>1186</sup>G-04/16/07

<sup>© 2019</sup> Renesas Electronics Corporation

### **Register Timing**







(1) After RESET is switched from LOW to HIGH, all data and PARIN input signals must be set and held LOW for a minimum time of  $t_{ACT}$  (max) to avoid false error.


<sup>1186</sup>G-04/16/07

## **Register Timing**



### **Register Timing**





(1) After Reset is switched from HIGH to LOW, all data and clock input signals must be set and held at valid logic levels (not floating) for a minimum time of t<sub>INACT</sub> (max)

### **Absolute Maximum Ratings**

Storage Temperature	-65°C to +150°C
Supply Voltage	
Input Voltage <sup>1,</sup>	-0.5V to VDD +2.5V
Output Voltage <sup>1,2</sup>	-0.5V to VDDQ + 0.5V
Input Clamp Current	
Output Clamp Current	±50mA
Continuous Output Current	±50mA
VDD or GND Current/Pin	±100mA
Package Thermal Impedance <sup>3</sup>	36°C

#### Notes:

- 1. The input and output negative voltage ratings may be excluded if the input and output clamp ratings are observed.
- V 2. This value is limited to 2.5V maximum.
  3. The package thermal impedance is calculated in accordance with JESD 51.

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

PARAMETER	DESCRIPTION		MIN	TYP	MAX	UNITS
V <sub>DDQ</sub>	I/O Supply Voltage		1.7	1.8	1.9	
V <sub>REF</sub>	Reference Voltage	0.49 x V <sub>DD</sub>	$0.5 \times V_{DD}$	0.51 x V <sub>DD</sub>	]	
Vπ	Termination Voltage	V <sub>REF</sub> - 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04	]	
VI	Input Voltage	0		V <sub>DDQ</sub>	]	
V <sub>IH (DC)</sub>	DC Input High Voltage	C Input High Voltage				]
V <sub>IH (AC)</sub>	AC Input High Voltage	Data Inputs	V <sub>REF</sub> + 0.250			v
V <sub>IL (DC)</sub>	DC Input Low Voltage				V <sub>REF</sub> - 0.125	v
V <sub>IL (AC)</sub>	AC Input Low Voltage				V <sub>REF</sub> - 0.250	]
V <sub>IH</sub>	Input High Voltage Level	RESET	$0.65 \times V_{DDQ}$			]
VIL	Input Low Voltage Level				$0.35 \times V_{DDQ}$	]
V <sub>ICR</sub>	Common mode Input Range	CK, CK	0.675		1.125	]
V <sub>ID</sub>	Differential Input Voltage		0.600			
I <sub>OH</sub>	High-Level Output Current				-8	mA
I <sub>OL</sub>	Low-Level Output Current			8		
T <sub>A</sub>	Operating Free-Air Temperatu	ire	0		70	°C

### **Recommended Operating Conditions**

<sup>1</sup>Guaranteed by design, not 100% tested in production.

Note: Rst and Cn inputs must be helf at valid logic levels (not floating) to ensure proper device operation. The differential inputs must not be floating unless Rst is low.

<sup>1186</sup>G-04/16/07



### **Electrical Characteristics - DC**

 $T_A = 0 - 70^{\circ}C$ ;  $V_{DD} = 2.5 + -0.2V$ ,  $V_{DDQ} = 2.5 + -0.2V$ ; (unless otherwise stated)

SYMBOL	PARAMETERS	CONDITIONS		V <sub>DDQ</sub>	MIN	TYP	MAX	UNITS
V <sub>OH</sub>		I <sub>OH</sub> = -8mA		1.7V	1.2			v
V <sub>OL</sub>		I <sub>OL</sub> = 8mA		1.7V			0.5	v
l <sub>l</sub>	All Inputs	$V_{I} = V_{DD}$ or GND		1.9V			±5	μA
	Standby (Static)	RESET = GND					200	μA
I <sub>DD</sub>	Operating (Static)			1.9V			150	mA
	Dynamic operating (clock only)	perating ) RESET = $V_{DD}$ , $V_1 = V_{IH(AC)}$ or $V_{IL(AC)}$ , CLK and CLK switching 50% duty cycle.				TBD		µA/clock MHz
I <sub>DDD</sub>	Dynamic Operating (per each data input)	$I_{O} = 0$ $RESET = V_{DD}, V_{I} = V_{IH(AC)}$ or V <sub>IL (AC)</sub> , CLK and CLK switching 50% duty cycle. One data input switching at half clock frequency, 50% duty cycle		1.8V		TBD		µA/ clock MHz/data
C <sub>i</sub>	Data Inputs CLK and CLK	$V_{I} = V_{REF} \pm 350 mV$ $V_{ICR} = 1.25V, V_{I(PP)} = 360 mV$			2.5 2		5 3.8	pF
	RESET	$V_{I} = V_{DDQ}$ or GND				4.5		рF

Notes:

1 - Guaranteed by design, not 100% tested in production.

### **Output Buffer Characteristics**

Output edge rates over recommended operating free-air temperature range (See figure 7)

PARAMETER	V <sub>DD</sub> = 1.8	3V ± 0.1V	UNIT
FANAMEIEN	MIN	MAX	UNIT
dV/dt_r	1	4	V/ns
dV/dt_f	1	4	V/ns
$dV/dt_{\Delta^1}$		1	V/ns

1. Difference between dV/dt\_r (rising edge rate) and dV/dt\_f (falling edge rate)

<sup>1186</sup>G-04/16/07

### **Timing Requirements**

(over recommended operating free-air temperature range, unless otherwise noted)

SYMBOL	PARAMETERS		$V_{DD} = 1.8$	3V ±0.1V	UNITS
STMBOL	FARAMETERS		MIN	MAX	
f <sub>clock</sub>	Clock frequency			410	MHz
tw	Pulse duration		1		ns
t <sub>ACT</sub>	Differential inputs active time			10	ns
t <sub>INACT</sub>	Differential inputs inactive time			15	ns
t <sub>S</sub>		Data before CLK↑, CLK↓	0.6		
	Setup time	DCS0, DSC1 before CLK↑, CLK↓, CSR HIGH	0.7		ns
t <sub>H</sub>	Hold time	DCS, DODT, DCKE and Dn after CLK↑, CLK↓	0.6		ns
чн	Hold time	PAR_IN after CLK $\uparrow$ , $\overline{CLK}\downarrow$	0.5		ns

Notes:

1 - Guaranteed by design, not 100% tested in production.

2 - For data signal input slew rate of 1V/ns.

3 - For data signal input slew rate of 0.5V/ns and < 1V/ns.

4 - CLK/CLK signal input slew rate of 1V/ns.

### **Switching Characteristics**

(over recommended operating free-air temperature range, unless otherwise noted)

Symbol	Parameter	Measurement Conditions	MIN	МАХ	Units
fmax	Max input clock frequency		410		MHz
t <sub>PDM</sub>	Propagation delay, single bit switching	CLK↑ and CLK↓ to Qn	1.25	1.9	ns
t <sub>LH</sub>	Low to High propagation delay	CLK↑ and CLK↓ to PTYERR	1.2	3	ns
t <sub>HL</sub>	High to low propagation delay	CLK↑ and CLK↓ to PTYERR	0.9	3	ns
t <sub>PDMSS</sub>	Propagation delay simultaneous switching	CLK↑ and CLK↓ to Qn		2	ns
t <sub>PHL</sub>	High to low propagation delay	RESET↓ to Qn↓		3	ns
t <sub>PLH</sub>	Low to High propagation delay	RESET↓ to PTYERR↑		3	ns

1. Guaranteed by design, not 100% tested in production.

<sup>1186</sup>G-04/16/07

<sup>© 2019</sup> Renesas Electronics Corporation





Figure 6 — Parameter Measurement Information ( $V_{DD} = 1.8V \pm 0.1V$ )


- Notes: 1. CL incluces probe and jig capacitance.
  - 2.  $I_{DD}$  tested with clock and data inputs held at  $V_{DD}$  or GND, and Io = 0mA.
  - 3. All input pulses are supplied by generators having the following chareacteristics: PRR  $\leq$ 10 MHz, Zo=50 $\Omega$ , input slew rate = 1 V/ns ±20% (unless otherwise specified).
  - 4. The outputs are measured one at a time with one transition per measurement.
  - 5.  $V_{REF} = V_{DD}/2$
  - 6.  $V_{IH} = V_{REF} + 250 \text{ mV}$  (ac voltage levels) for differential inputs.  $V_{IH} = V_{DD}$  for LVCMOS input.
  - 7. VIL = VREF 250 mV (ac voltage levels) for differential inputs. VIL = GND for LVCMOS input.
  - 8.  $V_{ID} = 600 \text{ mV}$
  - 9.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{PDM}$ .


1186G—04/16/07


<sup>© 2019</sup> Renesas Electronics Corporation




LOAD CIRCUIT - HIGH-TO-LOW SLEW-RATE MEASUREMENT







LOAD CIRCUIT - LOW-TO-HIGH SLEW-RATE MEASUREMENT



VOLTAGE WAVEFORMS - LOW-TO-HIGH SLEW-RATE MEASUREMENT


Figure 7 — Output Slew-Rate Measurement Information ( $V_{DD}$  = 1.8V± 0.1V)

- Notes: 1. C<sub>L</sub> includes probe and jig capacitance.
  - 2. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10MHz, Z<sub>O</sub> = 50 $\Omega$ , input slew rate = 1 V/ns ±20% (unless otherwise specified).

#### 3 Test circuits and switching waveforms (cont'd)

#### 3.3 Error output load circuit and voltage measurement information (V<sub>DD</sub> = 1.8 V ± 0.1 V)

All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz; Z<sub>0</sub> = 50 $\Omega$ ; input slew rate = 1 V/ns ± 20%, unless otherwise specified.



LOAD CIRCUIT - HIGH-TO-LOW SLEW-RATE MEASUREMENT

```
(1) C_L includes probe and jig capacitance.
```

Figure 28 — Load circuit, error output measurements




Figure 29 — Voltage waveforms, open-drain output low-to-high transition time with respect to reset input




Figure 30 — Voltage waveforms, open-drain output high-to-low transition time with respect to clock inputs





Figure 31 — Voltage waveforms, open-drain output low-to-high transition time with respect to clock inputs

<sup>© 2019</sup> Renesas Electronics Corporation

#### 3 Test circuits and switching waveforms (cont'd)


#### 3.4 Partial-parity-out load circuit and voltage measurement information ( $V_{DD}$ = 1.8 V ± 0.1 V)

All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10$  MHz;  $Z_0 = 50\Omega$ ; input slew rate = 1 V/ns ± 20%, unless otherwise specified.




(1)  $C_L$  includes probe and jig capacitance.

Figure 32 — Partial-parity-out load circuit,



$$\begin{split} V_{TT} &= V_{DD}/2 \\ t_{PLH} \text{ and } t_{PHL} \text{ are the same as } t_{PD}. \\ V_{I(PP)} &= 600 \text{ mV} \end{split}$$

Figure 33 — Partial-parity-out voltage waveforms; propagation delay times with respect to clock inputs



 $V_{TT} = V_{DD}/2$ 


 $t_{\text{PLH}}$  and  $t_{\text{PHL}}$  are the same as  $t_{\text{PD}}.$ 

 $V_{IH} = V_{REF} + 250 \text{ mV}$  (AC voltage levels) for differential inputs.  $V_{IH} = V_{DD}$  for LVCMOS inputs.

 $V_{IL} = V_{REF} - 250 \text{ mV}$  (AC voltage levels) for differential inputs.  $V_{IL} = V_{DD}$  for LVCMOS inputs.

Figure 34 — Partial-parity-out voltage waveforms; propagation delay times with respect to reset input

<sup>1186</sup>G-04/16/07



ALL DIMENSIONS IN MILLIMETERS


10-0055C

				BALL (	GRID	Max.			REF. DIM	ENSIONS
D	E	Т	е	HORIZ	VERT	TOTAL	d	h	b	С
		Min/Max					Min/Max	Min/Max		
13.50 Bsc	5.50 Bsc	1.20/1.40	0.80 Bsc	6	16	96	0.40/0.50	0.25/0.41	0.75	0.75
11.50 Bsc	5.00 Bsc	1.00/1.20	0.65 Bsc	6	16	96	0.35/0.45	0.25/0.35	0.875	0.875

Note: Ball grid total indicates maximum ball count for package. Lesser quantity may be used.

\* Source Ref.: JEDEC Publication 95, MO-205

## **Ordering Information**



## **Revision History**

Rev.	Issue Date	Description	Page #
В	3/20/2006	Updated Ordering Information.	17
С	2/2/2007	Applications, 2nd bullet, changed ULP877 to ULPA877A, added IDTCSPUA877A	1
D	3/1/2007	Page 1, Applications, 3rd bullet, removed 800; page 11, Electrical table, changed Idd Operating Max from 80 to 150, changed RESET Typ from 2.5 to 4.5; page 12, Timing table, changed ts (Data before) from 0.5 to 0.6, changed th (DCS, DODT) from 0.5 t	1, 11, 12
Е	3/6/2007	Timing table, th hold time, changed Q to Dn; Switching Cha. Table, fixed typos.	12
F	3/13/2007	Page 1, Recc. List, changed 3rd bullet to "Provides complete DDR DIMM solution with ICS98ULPA877A, ICS97ULP877, or IDTCSPUA877A"; page 11, fixed typos.	1, 11
G	4/16/2007	Electrical Cha. Table, changed Ci: Data Inputs max from 3.5 to 5, and CLK Max from 3 to 3.8.	11

### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.