

TP65H150BG4JSG

650V SuperGaN® GaN FET in PQFN 5 × 6 Performance Package (source tab)

Description


The TP65H150BG4JSG 650V, 150mΩ Gallium Nitride (GaN) FET is a normally-off device that uses Renesas's Gen IV platform. It combines a state-of-the-art high voltage GaN HEMT with a low voltage silicon MOSFET to offer superior reliability and performance while enabling reduced system size and cost.

The Gen IV SuperGaN® platform uses advanced epi and patented design technologies to simplify manufacturability while improving efficiency over silicon via lower gate charge, output capacitance, crossover loss, and reverse recovery charge.


Benefits

- Achieves increased efficiency in both hard- and soft-switched circuits
 - Increased power density
 - Reduced system size and weight
 - Overall lower system cost
- Easy to drive with commonly-used gate drivers


Product and Schematic Diagrams



TP65H150BG4JSG PQFN 5 × 6 mm PP



Cascode Schematic Symbol



Cascode Device Structure
(MOSFET has integrated ESD Protection Circuit)

Features

- Gen IV technology
- JEDEC-qualified GaN technology
- Dynamic RDS(on)eff production tested
- Robust design, defined by:
 - Transient over-voltage capability
 - Operation with E-mode gate drivers without need for Zener protection
- Negligible QRR
- Reduced crossover loss
- RoHS compliant and Halogen-free packaging

Applications

- Consumer
- Power adapters
- Low power SMPS
- Lighting



Specifications

V_{DS} (V)	650
$V_{DSS(TR)}$ (V) maximum	800
$R_{DS(on)}$ (mΩ) maximum ^[1]	180
Q_{OSS} (nC) typical	35
Q_G (nC) typical	4.9

1. Dynamic $R_{DS(on)}$ (see Figure 17 and Figure 18)

Contents

1. Pin Information	3
1.1 Pin Assignments	3
1.2 Pin Descriptions	3
2. Specifications	4
2.1 Absolute Maximum Ratings	4
2.2 Thermal Specifications	4
Electrical Specifications – Forward Device	5
2.3 Electrical Specifications – Reverse Device	6
3. Typical Performance Graphs	7
4. Test Circuits and Waveforms	10
5. Package Outline Drawings	11
6. Related Information	12
7. Ordering Information	12
8. Revision History	12

Figures

Figure 1. Pin Assignments	3
Figure 2. Typical Output Characteristics, $T_J = 25^\circ\text{C}$ Parameter: V_{GS}	7
Figure 3. Typical Output Characteristics, $T_J = 150^\circ\text{C}$ Parameter: V_{GS}	7
Figure 4. Typical Transfer Characteristics $V_{DS} = 10\text{V}$, Parameter: T_J	7
Figure 5. Normalized On-resistance $I_D = 10\text{A}$, $V_{GS} = 6\text{V}$	7
Figure 6. Typical Capacitance $V_{GS} = 0\text{V}$, $f = 1\text{MHz}$	8
Figure 7. Typical C_{OSS} Stored Energy	8
Figure 8. Typical Q_{OSS}	8
Figure 9. Typical Gate Charge	8
Figure 10. Power Dissipation	8
Figure 11. Current Derating	8
Figure 12. Forward Characteristics of Rev. Diode	9
Figure 13. Transient Thermal Resistance	9
Figure 14. Safe Operating Area $T_C = 25^\circ\text{C}$	9
Figure 15. Switching Time Test Circuit	10
Figure 16. Switching Time Waveform	10
Figure 17. Dynamic $R_{DS(on)eff}$ Test Circuit	10
Figure 18. Dynamic $R_{DS(on)eff}$ Waveform	10
Figure 19. 5 × 6 mm PQFN Package Outline Drawing	11

1. Pin Information

1.1 Pin Assignments




Figure 1. Pin Assignments

1.2 Pin Descriptions

Pin Name	Description
D	Drain.
S	Source.
G	Gate.

2. Specifications


2.1 Absolute Maximum Ratings

$T_c = 25^\circ\text{C}$ unless otherwise stated.

Caution: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

Symbol	Parameter	Limit Value	Unit
V_{DSS}	Drain to source voltage ($T_J = -55^\circ\text{C}$ to 150°C)	650	V
$V_{DSS(TR)}$	Transient drain to source voltage ^[1]	800	
V_{GSS}	Gate to source voltage	+10	
P_D	Maximum power dissipation at $T_C = 25^\circ\text{C}$	83	W
I_D	Continuous drain current at $T_C = 25^\circ\text{C}$	16	A
	Continuous drain current at $T_C = 100^\circ\text{C}$	10	A
I_{DM}	Pulsed drain current (pulse width: 10 μs)	55	A
T_J	Junction operating temperature	-55 to +150	$^\circ\text{C}$
T_S	Storage temperature	-55 to +150	$^\circ\text{C}$
T_{SOLD}	Reflow soldering temperature ^[2]	260	$^\circ\text{C}$

1. In off-state, spike duration < 30 μs , non-repetitive.
2. Reflow MSL3.



2.2 Thermal Specifications

Symbol	Condition	Typical Value	Unit
$R_{\theta JC}$	Junction-to-case	1.5	$^\circ\text{C/W}$
$R_{\theta JA}$	Junction-to-ambient ^[1]	50	

1. Device on one layer epoxy PCB for source connection (vertical and without air stream cooling, with 6cm² copper area and 70 μm thickness).

Electrical Specifications – Forward Device

$T_J = 25^\circ\text{C}$ unless otherwise stated.

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Unit
$V_{DSS(BL)}$	Maximum drain-source voltage	$V_{GS} = 0V$	650	-	-	V
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 0.5mA$	2	2.4	2.8	V
$\Delta V_{GS(th)}/T_J$	Gate threshold voltage temperature coefficient		-	-5.8	-	mV/°C
$R_{DS(on)eff}$	Drain-source on-resistance ^[1]	$V_{GS} = 6V, I_D = 10A, T_J = 25^\circ\text{C}$	-	150	180	mΩ
		$V_{GS} = 6V, I_D = 10A, T_J = 150^\circ\text{C}$	-	307	-	
I_{DSS}	Drain-to-source leakage current	$V_{DS} = 650V, V_{GS} = 0V, T_J = 25^\circ\text{C}$	-	2.5	25	μA
		$V_{DS} = 650V, V_{GS} = 0V, T_J = 150^\circ\text{C}$	-	10	-	
I_{GSS}	Gate-to-source forward leakage current	$V_{GS} = 10V$	-	-	100	nA
	Gate-to-source reverse leakage current	$V_{GS} = -10V$	-	-	-100	
C_{iss}	Input capacitance	$V_{GS} = 0V, V_{DS} = 400V, f = 1MHz$	-	400	-	pF
C_{oss}	Output capacitance		-	37	-	
C_{rss}	Reverse transfer capacitance		-	1.2	-	
$C_{O(er)}$	Output capacitance, energy related ^[2]	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 400V$	-	50	-	pF
$C_{O(tr)}$	Output capacitance, time related ^[3]		-	88	-	
Q_G	Total gate charge	$V_{DS} = 400V, V_{GS} = 0V \text{ to } 6V, I_D = 10A$	-	4.9	-	nC
Q_{GS}	Gate-source charge		-	1.6	-	
Q_{GD}	Gate-drain charge		-	0.8	-	
Q_{oss}	Output charge	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 400V$	-	35	-	nC
$t_{D(on)}$	Turn-on delay	$V_{DS} = 400V, V_{GS} = 0V \text{ to } 6V, I_D = 10A, R_G = 65\Omega, Z_{FB} = 330\Omega \text{ at } 100MHz \text{ (see Figure 15)}$	-	24	-	ns
t_R	Rise time		-	3.2	-	
$t_{D(off)}$	Turn-off delay		-	22	-	
t_F	Fall time		-	4	-	

1. Dynamic $R_{DS(on)}$, 100% tested; see [Figure 17](#) and [Figure 18](#) for conditions.
2. Equivalent capacitance to give same stored energy from 0V to 400V.
3. Equivalent capacitance to give same charging time from 0V to 400V.

2.3 Electrical Specifications – Reverse Device

$T_J = 25^\circ\text{C}$ unless otherwise stated.

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Unit
I_S	Reverse current	$V_{GS} = 0V$, $T_C = 100^\circ\text{C}$, $\leq 25\%$ duty cycle	-	-	10	A
V_{SD}	Reverse voltage ^[1]	$V_{GS} = 0V$, $I_S = 8.5A$	-	1.7	-	V
		$V_{GS} = 0V$, $I_S = 4.5A$	-	1.2	-	

1. Includes dynamic $R_{DS(on)}$ effect.

Note: Reverse recovery charge is negligible, enabled by the LV Si FET technology

3. Typical Performance Graphs

$T_c = 25^\circ\text{C}$ unless otherwise stated.




Figure 2. Typical Output Characteristics, $T_J = 25^\circ\text{C}$

Parameter: V_{GS}




Figure 3. Typical Output Characteristics, $T_J = 150^\circ\text{C}$

Parameter: V_{GS}




Figure 4. Typical Transfer Characteristics

$V_{DS} = 10\text{V}$, Parameter: T_J




Figure 5. Normalized On-resistance

$I_D = 10\text{A}$, $V_{GS} = 6\text{V}$




Figure 6. Typical Capacitance

$V_{GS} = 0V$, $f = 1MHz$




Figure 7. Typical C_{OSS} Stored Energy




Figure 8. Typical Q_{OSS}




Figure 9. Typical Gate Charge

$I_{DS} = 10A$, $V_{DS} = 400V$




Figure 10. Power Dissipation




Figure 11. Current Derating

Pulse width $\leq 10\mu s$, $V_{GS} \geq 10V$




Figure 12. Forward Characteristics of Rev. Diode

$I_S = f(V_{SD})$, Parameter: T_J




Figure 13. Transient Thermal Resistance




Figure 14. Safe Operating Area $T_c = 25^\circ\text{C}$

4. Test Circuits and Waveforms




Figure 15. Switching Time Test Circuit






Figure 16. Switching Time Waveform

Figure 17. Dynamic $R_{DS(on)eff}$ Test CircuitFigure 18. Dynamic $R_{DS(on)eff}$ Waveform

5. Package Outline Drawings




Figure 19. 5 × 6 mm PQFN Package Outline Drawing

6. Related Information

All technical documents for Renesas GaN Power devices are accessible from the [GaN Power Solutions](#) page.

7. Ordering Information

Part Number	Package Description	Package Configuration
TP65H150BG4JSG -TR ^[1]	5 × 6 mm PQFN PP	Source

1. "-TR" suffix refers to tape and reel.

8. Revision History

Revision	Date	Description
4.01	Jan 7, 2026	Corrected device schematic diagram.
4.00	Nov 25, 2025	Updated the document's formatting; no technical changes were completed.
3.03	Nov 7, 2023	Corrected the G label for Cascode Schematic Symbol
3.02	Aug 23, 2023	- Added pin 1 to the package on front page - Updated Transient condition statemen - Updated IGSS Test Condition to VGS = 10V 4
3.01	Apr 2, 2023	- Updated Rth - Updated Qrr=0 excludes Qoss
2.01	Mar 29, 2023	Final Datasheet
2.00	Jan 27, 2023	Preliminary Datasheet
1.00	Jun 17, 2022	Initial release.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.