

TP65H300G4LSG

650V SuperGaN® FET in PQFN (source tab)

Description

The TP65H300G4LSG 650V, 240 mΩ gallium nitride (GaN) FET is a normally-off device using Renesas's Gen IV platform. It combines a state-of-the-art high voltage GaN HEMT with a low voltage silicon MOSFET to offer superior reliability and performance.

The Gen IV SuperGaN® platform uses advanced epi and patented design technologies to simplify manufacturability while improving efficiency over silicon via lower gate charge, output capacitance, crossover loss, and reverse recovery charge.

Related Literature

- [Printed Circuit Board Layout and Probing](#)
- [Recommendations for Vapor Phase Reflow](#)
- [Recommended External Circuitry for GaN FETs](#)
- [PQFN Tape and Reel Information](#)


Product Series and Ordering Information

Part Number	Package	Package Configuration
TP65H300G4LSG-TR*	8x8 PQFN	Source

* -TR suffix refers to tape and reel. Refer to AN0012 for details.

TP65H300G4LSG
PQFN

(bottom view)



Cascode Schematic Symbol

Cascode Device Structure

Features

- JEDEC-qualified GaN technology
- Dynamic $R_{DS(on)eff}$ production tested
- Robust design, defined by
 - Intrinsic lifetime tests
 - Wide gate safety margin
 - Transient over-voltage capability
- Enhanced inrush current capability
- Very low Q_{RR}
- Reduced crossover loss

Benefits

- Enables AC-DC bridgeless totem-pole PFC designs
 - Increased power density
 - Reduced system size and weight
 - Overall lower system cost
- Achieves increased efficiency in both hard- and soft-switched circuits
- Easy to drive with commonly-used gate drivers
- GSD pin layout improves high speed design

Applications

- Consumer
- Power adapters
- Low power SMPS
- Lighting



Key Specifications

V_{DSS} (V)	650
$V_{DSS(TR)}$ (V)	800
$R_{DS(on)}$ (mΩ) max*	312
Q_{RR} (nC) typ	23
Q_G (nC) typ	9.6


* Dynamic $R_{DS(on)}$; see Figures 18 and 19

Absolute Maximum Ratings ($T_c=25^\circ\text{C}$ unless otherwise stated.)

Symbol	Parameter	Limit Value	Unit
V_{DSS}	Drain to source voltage ($T_J = -55^\circ\text{C}$ to 150°C)	650	V
$V_{DSS(\text{TR})}$	Transient drain to source voltage ^a	800	
V_{GSS}	Gate to source voltage	± 18	
P_D	Maximum power dissipation @ $T_c=25^\circ\text{C}$	21	W
I_D	Continuous drain current @ $T_c=25^\circ\text{C}$ ^b	6.5	A
	Continuous drain current @ $T_c=100^\circ\text{C}$ ^b	4.1	A
I_{DM}	Pulsed drain current (pulse width: 10μs)	30	A
T_c	Operating temperature	Case	${}^\circ\text{C}$
T_J		Junction	${}^\circ\text{C}$
T_s	Storage temperature	-55 to +150	${}^\circ\text{C}$
T_{SOLD}	Reflow soldering temperature ^c	260	${}^\circ\text{C}$

Notes:

- a. In off-state, spike duration < 30μs, non-repetitive
- b. For increased stability at high current operation, see Circuit Implementation on page 3
- c. Reflow MSL3


**Thermal Resistance**

Symbol	Parameter	Typical	Unit
R_{JC}	Junction-to-case	5.5	${}^\circ\text{C/W}$
R_{JA}	Junction-to-ambient ^d	50	${}^\circ\text{C/W}$


Notes:

- d. Device on one layer epoxy PCB for drain connection (vertical and without air stream cooling, with 6cm² copper area and 70μm thickness)

Circuit Implementation



Simplified Half-bridge Schematic



Simplified Single Ended Schematic

Recommended gate drive: (0V, 8V) with $R_{G(tot)} = 30\text{--}60 \Omega^a$

Recommended gate drive: (0V, 12V) with $R_{G(ON)} = 100$ to 300Ω

$$R_{G(OFF)} = 0 \text{ to } 15 \Omega$$

Gate Ferrite Bead (FB1)	Required DC Link RC Snubber (RC_{DCL}) ^b
240Ω@100MHz	4.7-10nF + 5Ω

Notes:

a. For bridge topologies only. R_G could be much smaller in single ended topologies.

b. RC_{DCL} should be placed as close as possible to the drain pin.

Electrical Parameters (T_j=25 °C unless otherwise stated)

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
Forward Device Characteristics						
V _{DSS(BL)}	Maximum drain-source voltage	650	—	—	V	V _{GS} =0V
V _{GS(th)}	Gate threshold voltage	1.6	2.1	2.8	V	V _{DS} =V _{GS} , I _D =0.5mA
R _{DS(on)eff}	Drain-source on-resistance ^a	—	240	312	mΩ	V _{GS} =8V, I _D =5A
		—	492	—		V _{GS} =8V, I _D =5A, T _J =150 °C
I _{DSS}	Drain-to-source leakage current	—	1.2	12	μA	V _{DS} =650V, V _{GS} =0V
		—	8	—		V _{DS} =650V, V _{GS} =0V, T _J =150 °C
I _{GSS}	Gate-to-source forward leakage current	—	—	100	nA	V _{GS} =20V
	Gate-to-source reverse leakage current	—	—	-100		V _{GS} =-20V
C _{ISS}	Input capacitance	—	760	—	pF	V _{GS} =0V, V _{DS} =400V, f=1MHz
C _{OSS}	Output capacitance	—	16	—		
C _{RSS}	Reverse transfer capacitance	—	2	—		
C _{O(er)}	Output capacitance, energy related ^b	—	24	—	pF	V _{GS} =0V, V _{DS} =0V to 400V
C _{O(tr)}	Output capacitance, time related ^c	—	47	—		
Q _G	Total gate charge	—	9.6	—	nC	V _{DS} =400V, V _{GS} =0V to 8V, I _D =4A
Q _{GS}	Gate-source charge	—	2.6	—		
Q _{GD}	Gate-drain charge	—	2.6	—		
Q _{OSS}	Output charge	—	19	—	nC	V _{GS} =0V, V _{DS} =0V to 400V
t _{D(on)}	Turn-on delay	—	19.4	—	ns	V _{DS} =400V, V _{GS} =0V to 8V, I _D =4A, R _G =30Ω, 4A driver
t _R	Rise time	—	3.4	—		
t _{D(off)}	Turn-off delay	—	53	—		
t _F	Fall time	—	10	—		

Notes:





- a. Dynamic R_{DS(on)} value; see Figures 18 and 19 for conditions
- b. Equivalent capacitance to give same stored energy from 0V to 400V
- c. Equivalent capacitance to give same charging time from 0V to 400V

Electrical Parameters ($T_J=25^\circ\text{C}$ unless otherwise stated)

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
Reverse Device Characteristics						
I_S	Reverse current	—	—	3.7	A	$V_{GS}=0\text{V}$, $T_C=100^\circ\text{C}$, $\leq 25\%$ duty cycle
V_{SD}	Reverse voltage ^a	—	1.7	—	V	$V_{GS}=0\text{V}$, $I_S=5\text{A}$
		—	1.2	—		$V_{GS}=0\text{V}$, $I_S=2\text{A}$
t_{RR}	Reverse recovery time	—	16	—	ns	$I_S=5\text{A}$, $V_{DD}=400\text{V}$, $di/dt=1000\text{A}/\mu\text{s}$
Q_{RR}	Reverse recovery charge	—	23	—	nC	

Notes:

a. Includes dynamic $R_{DS(on)}$ effect

Typical Characteristics ($T_c=25^\circ\text{C}$ unless otherwise stated)**Figure 1. Typical Output Characteristics $T_J=25^\circ\text{C}$** Parameter: V_{GS} **Figure 2. Typical Output Characteristics $T_J=150^\circ\text{C}$** Parameter: V_{GS} **Figure 3. Typical Transfer Characteristics** $V_{DS}=10\text{V}$, parameter: T_J **Figure 4. Normalized On-resistance** $I_D=8\text{A}$, $V_{GS}=10\text{V}$


Typical Characteristics ($T_c=25^\circ\text{C}$ unless otherwise stated)

Figure 5. Typical Capacitance
 $V_{GS}=0\text{V}, f=1\text{MHz}$




Figure 6. Typical C_{OSS} Stored Energy




Figure 7. Typical Q_{OSS}









Figure 8. Typical Gate Charge
 $I_{DS}=4\text{A}, V_{DS}=400\text{V}$

Typical Characteristics ($T_c=25^\circ\text{C}$ unless otherwise stated)**Figure 9. Power Dissipation****Figure 10. Current Derating**Pulse width $\leq 10\mu\text{s}$, $V_{\text{GS}} \geq 10\text{V}$ **Figure 11. Safe Operating Area $T_c=25^\circ\text{C}$** **Figure 12. Transient Thermal Resistance**

Typical Characteristics ($T_c=25^\circ\text{C}$ unless otherwise stated)**Figure 13. Forward Characteristics of Rev. Diode** $I_S = f(V_{SD})$, Parameter T_J

Test Circuits and Waveforms




Figure 14. Switching Time Test Circuit

(see circuit implementation on page 3
for methods to ensure clean switching)




Figure 15. Switching Time Waveform




Figure 16. Diode Characteristics Test Circuit






Figure 17. Diode Recovery Waveform

Figure 18. Dynamic $R_{DS(ON)eff}$ Test CircuitFigure 19. Dynamic $R_{DS(ON)eff}$ Waveform

Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Renesas GaN devices, see application note Printed Circuit Board Layout and Probing for GaN Power Switches. The table below provides some practical rules that should be followed during the evaluation.

When Evaluating Renesas GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See Printed Circuit Board Layout and Probing	

GaN Design Resources

The complete technical library of GaN design tools can be found at [Renesasusa.com/design](#):

- Evaluation kits
- Application notes
- Design guides
- Simulation models
- Technical papers and presentations

Mechanical