

# UPC4572

## Low Supply Voltage, Ultra Low-Noise, High Speed, Wide Band, Low I<sub>B</sub> Dual Operational Amplifier

### DESCRIPTION

UPC4572 is a dual wide band, ultra low noise operational amplifier designed for low supply voltage operation of +4 V to +14 V single supply and ±2 V to ±7 V dual supplies. Using high h<sub>FE</sub> PNP transistors for the input circuit, Input bias current and input equivalent noise are better than conventional wide band operational amplifier.

UPC4572 is an excellent choice for preamplifiers and active filters in audio, instrumentation, and communication circuit.

In addition, special arrangement products with sorted DC items are available.

### FEATURES


- Input Equivalent Noise Voltage Density (f = 1 kHz)    4 nV/ $\sqrt{\text{Hz}}$  (TYP.)
- Input Equivalent Noise Voltage (RIAA features)    0.8  $\mu\text{V}_{\text{r.m.s.}}$  (TYP.)
- Total Harmonic Distortion    0.002 % (TYP.)
- Slew Rate    6 V/ $\mu\text{s}$  (TYP.)
- Gain Bandwidth Product GBW (f = 100 kHz)    16 MHz (TYP.)
- Low Input Bias Current    100 nA (TYP.)
- Input Offset Voltage    ±0.3 mV (TYP.)
- Low Supply Voltage    ±2 V ~ ±7 V (Dual)  
+4 V ~ +14 V (Single, V<sup>-</sup> = GND)
- Internal Frequency Compensation
- Standard Dual Op-Amp terminal connection (pin compatible)

### ORDERING INFORMATION


Order Name <sup>(1)</sup>	Selected Grade	Package
UPC4572G2-AP	Standard	8-pin plastic SOP ( 5.72 mm ( 225 ) )
UPC4572G2(5)-AP	DC item sorted product	8-pin plastic SOP ( 5.72 mm ( 225 ) )

(1) Order names containing E1 or E2 indicate that the packaging format is embossed taping.  
Pin 1 of E1 is on draw-out side, and pin 1 of E2 is at take-up side.

**EQUIVALENT CIRCUIT (1/2 Circuit)**



**PIN CONFIGURATION (Marking Side)**



**ABSOLUTE MAXIMUM RATINGS(T<sub>A</sub> = 25 °C)**

Parameter	Symbol	UPC4572G2, UPC4572G2(5)	Unit
Power Supply Voltage <sup>Note 1</sup>	V <sup>+</sup> - V <sup>-</sup>	-0.3 ~ +15	V
Differential Input Voltage	V <sub>ID</sub>	±10	V
Input Voltage <sup>Note 2</sup>	V <sub>I</sub>	V <sup>-</sup> -0.3 ~ V <sup>+</sup> +0.3	V
Output Applied Voltage <sup>Note 3</sup>	V <sub>O</sub>	V <sup>-</sup> -0.3 ~ V <sup>+</sup> +0.3	V
Total Power Dissipation <sup>Note 4</sup>	P <sub>T</sub>	440	mW
Output Short Circuit Duration <sup>Note 5</sup>	t <sub>s</sub>	10	s
Operating Ambient Temperature	T <sub>A</sub>	-20 ~ +80	°C
Storage Temperature	T <sub>stg</sub>	-55 ~ +125	°C

**【Note】** 1. Reverse connection of supply voltage can cause destruction.

2. The input voltage should be allowed to input without damage or destruction. Even during the transition period of supply voltage, power on/off etc., this specification should be kept. The normal operation will establish when the both inputs are within the Common Mode Input Voltage Range of electrical characteristics.
3. This specification is the voltage, which should be allowed to supply to the output terminal from external without damage or destructive. Even during the transition period of supply voltage, power on/off etc., this specification should be kept. The output voltage of normal operation will be the Output Voltage Swing of electrical characteristics
4. Thermal derating factor is -4.4 mW/°C when ambient temperature is higher than 25 °C.
5. Pay careful attention to the total power dissipation not to exceed the absolute maximum ratings and Note 4.

**RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Power Supply Voltage (Dual)	V <sup>±</sup>	±2	±5	±7	V
Power Supply Voltage (V <sup>-</sup> = GND)	V <sup>+</sup>	+4	+5 / +12	+14	V
Output Current	I <sub>o</sub>			±10	mA
Capacitive Load (A <sub>v</sub> = +1)	C <sub>L</sub>			100	pF

**ELECTRICAL CHARACTERISTICS**UPC4572G2 ( $T_A = 25\text{ }^\circ\text{C}$ ,  $V^\pm = \pm 5\text{ V}$ )

Parameter	Symbol	MIN.	TYP.	MAX.	Unit	Test Condition
Input Offset Voltage	$V_{IO}$		$\pm 0.3$	$\pm 5$	mV	$R_S \leq 50\ \Omega$
Input Offset Current	$I_{IO}$		$\pm 10$	$\pm 100$	nA	
Input Bias Current <sup>Note 6</sup>	$I_B$		100	400	nA	
Large Signal Voltage Gain	$A_V$	10000	100000			$R_L \geq 2\ \text{k}\Omega$ , $V_O = \pm 2\ \text{V}$
Circuit Current <sup>Note 7</sup>	$I_{CC}$		4.5	7	mA	$I_O = 0\ \text{A}$
Common Mode Rejection Ratio	CMR	70	90		dB	
Supply Voltage Rejection Ratio	SVR	70	85		dB	
Output Voltage Swing	$V_{om}$	$\pm 3.3$	$\pm 3.7$		V	$R_L \geq 10\ \text{k}\Omega$
Output Voltage Swing	$V_{om}$	$\pm 3.0$	$\pm 3.5$		V	$R_L \geq 2\ \text{k}\Omega$
Common Mode Input Voltage Range	$V_{ICM}$	$\pm 3.5$	$\pm 4$		V	
Output Short Circuit Current	$I_O$	$\pm 15$	$\pm 20$		mA	$R_L = 0\ \Omega$
Slew Rate	SR	3.5	6		V/ $\mu\text{s}$	$R_L \geq 2\ \text{k}\Omega$
Gain Bandwidth Product	GBW	10	16		MHz	$f_O = 100\ \text{kHz}$
Unity Gain Frequency	$f_{unity}$		9		MHz	open loop
Phase Margin	$\phi_{unity}$		60		Deg	open loop
Total Harmonic Distortion	THD		0.002		%	$V_O = 1\ V_{r.m.s.}$ , $f = 20\ \text{Hz} \sim 20\ \text{kHz}$ (Figure 1)
Equivalent Noise Input Voltage	$V_n$		0.8		$\mu\text{V}_{r.m.s}$	RIAA (Figure 2)
Equivalent Noise Input Voltage	$V_n$		0.5	0.65	$\mu\text{V}_{r.m.s}$	FLAT + JIS A, $R_S = 100\ \Omega$ (Figure 3)
Equivalent Noise Input Voltage Density	$e_n$		4.5		$\text{nV}/\sqrt{\text{Hz}}$	$f_O = 10\ \text{Hz}$
Equivalent Noise Input Voltage Density	$e_n$		4.0		$\text{nV}/\sqrt{\text{Hz}}$	$f_O = 1\ \text{kHz}$
Equivalent Noise Input Current Density	$i_n$		0.7		$\text{pA}/\sqrt{\text{Hz}}$	$f_O = 1\ \text{kHz}$
Channel Separation			120		dB	$f = 20\ \text{Hz} \sim 20\ \text{kHz}$
Average $V_{IO}$ Temperature Drift	$\Delta V_{IO}/\Delta T$		$\pm 2$		$\mu\text{V}/^\circ\text{C}$	

UPC4572G2 ( $T_A = 25\text{ }^\circ\text{C}$ ,  $V^+ = +5\ \text{V}$ ,  $V^- = \text{GND}$ )

Parameter	Symbol	MIN.	TYP.	MAX.	Unit	Test Condition
Input Offset Voltage	$V_{IO}$		$\pm 0.3$	$\pm 5$	mV	$R_S \leq 50\ \Omega$
Input Offset Current	$I_{IO}$		$\pm 10$	$\pm 100$	nA	
Input Bias Current <sup>Note 6</sup>	$I_B$		100	400	nA	
Large Signal Voltage Gain	$A_V$	8000	80000			$R_L \geq 2\ \text{k}\Omega$
Supply Current <sup>Note 7</sup>	$I_{CC}$		4	6	mA	$I_O = 0\ \text{A}$
Common Mode Rejection Ratio	CMR	60	75		dB	
Supply Voltage Rejection Ratio	SVR	60	70		dB	
Output Voltage (High)	$V_{OH}$	3.2	3.5		V	$R_L \geq 2\ \text{k}\Omega$ ( $R_L$ to $1/2\ V^+$ )
Output Voltage (Low)	$V_{OL}$		1.3	1.6	V	$R_L \geq 2\ \text{k}\Omega$ ( $R_L$ to $1/2\ V^+$ )
Common Mode Input Voltage Range	$V_{ICM}$	1.5		3.5	V	
Slew Rate	SR		4		V/ $\mu\text{s}$	
Gain Band Width Product	GBW		12		MHz	

**【Note】 6.** Input bias currents flow out from IC. Because each currents are base current of PNP-transistor on input stage.**7.** This current flows irrespective of the existence of use.

**ELECTRICAL CHARACTERISTICS**UPC4572G2(5) ( $T_A = 25\text{ }^\circ\text{C}$ ,  $V^\pm = \pm 5\text{ V}$ )

Parameter	Symbol	MIN.	TYP.	MAX.	Unit	Test Condition
Input Offset Voltage	$V_{IO}$		$\pm 0.3$	$\pm 1.5$	mV	$R_S \leq 50\ \Omega$
Input Offset Current <sup>Note 6</sup>	$I_{IO}$		$\pm 10$	$\pm 50$	nA	
Input Bias Current <sup>Note 6</sup>	$I_B$		100	200	nA	
Large Signal Voltage Gain	$A_v$	30000	100000			$R_L \geq 2\text{ k}\Omega$ , $V_O = \pm 2\text{ V}$
Circuit Current <sup>Note 7</sup>	$I_{CC}$		4.5	5.5	mA	$I_O = 0\text{ A}$
Common Mode Rejection Ratio	CMR	75	90		dB	
Supply Voltage Rejection Ratio	SVR	70	85		dB	
Output Voltage Swing	$V_{om}$	$\pm 3.45$	$\pm 3.7$		V	$R_L \geq 10\text{ k}\Omega$
Output Voltage Swing	$V_{om}$	$\pm 3.3$	$\pm 3.5$		V	$R_L \geq 2\text{ k}\Omega$
Common Mode Input Voltage Range	$V_{ICM}$	$\pm 3.8$ -3.7	$\pm 4$		V	
Output Short Circuit Current	$I_O$	$\pm 15$	$\pm 20$		mA	$R_L = 0\ \Omega$
Slew Rate	SR	3.5	6		V/ $\mu\text{s}$	$R_L \geq 2\text{ k}\Omega$
Gain Bandwidth Product	GBW	10	16		MHz	$f_o = 100\text{ kHz}$
Unity Gain Frequency	$f_{unity}$		9		MHz	open loop
Phase Margin	$\phi_{unity}$		60		Deg	open loop
Total Harmonic Distortion	THD		0.002		%	$V_O = 1\text{ V}_{r.m.s.}$ , $f = 20\text{ Hz} \sim 20\text{ kHz}$ (Figure 1 )
Equivalent Noise Input Voltage	$V_n$		0.8		$\mu\text{V}_{r.m.s.}$	RIAA (Figure 2 )
Equivalent Noise Input Voltage	$V_n$		0.5	0.65	$\mu\text{V}_{r.m.s.}$	FLAT + JIS A, $R_S = 100\ \Omega$ (Figure 3 )
Equivalent Noise Input Voltage Density	$e_n$		4.5		$\text{nV}/\sqrt{\text{Hz}}$	$f_o = 10\text{ Hz}$
Equivalent Noise Input Voltage Density	$e_n$		4.0		$\text{nV}/\sqrt{\text{Hz}}$	$f_o = 1\text{ kHz}$
Equivalent Noise Input Current Density	$i_n$		0.7		$\text{pA}/\sqrt{\text{Hz}}$	$f_o = 1\text{ kHz}$
Channel Separation			120		dB	$f = 20\text{ Hz} \sim 20\text{ kHz}$
Average $V_{IO}$ Temperature Drift	$\Delta V_{IO}/\Delta T$		$\pm 2$		$\mu\text{V}/^\circ\text{C}$	

UPC4572G2(5) ( $T_A = 25\text{ }^\circ\text{C}$ ,  $V^+ = +5\text{ V}$ ,  $V^- = \text{GND}$ )

Parameter	Symbol	MIN.	TYP.	MAX.	Unit	Test Condition
Input Offset Voltage	$V_{IO}$		$\pm 0.3$	$\pm 1.5$	mV	$R_S \leq 50\ \Omega$
Input Offset Current <sup>Note 6</sup>	$I_{IO}$		$\pm 10$	$\pm 50$	nA	
Input Bias Current <sup>Note 6</sup>	$I_B$		100	200	nA	
Large Signal Voltage Gain	$A_v$	40000	80000			$R_L \geq 2\text{ k}\Omega$
Supply Current <sup>Note 7</sup>	$I_{CC}$		4	5	mA	$I_O = 0\text{ A}$
Common Mode Rejection Ratio	CMR	65	75		dB	
Supply Voltage Rejection Ratio	SVR	60	70		dB	
Output Voltage (High)	$V_{OH}$	3.4	3.5		V	$R_L \geq 2\text{ k}\Omega$ ( $R_L$ to $1/2\text{ V}^+$ )
Output Voltage (Low)	$V_{OL}$		1.3	1.45	V	$R_L \geq 2\text{ k}\Omega$ ( $R_L$ to $1/2\text{ V}^+$ )
Common Mode Input Voltage Range	$V_{ICM}$	1.2		3.8	V	
Slew Rate	SR		4		V/ $\mu\text{s}$	
Gain Band Width Product	GBW		12		MHz	

**[Note] 6.** Input bias currents flow out from IC. Because each currents are base current of PNP-transistor on input stage.  
**7.** This current flows irrespective of the existence of use.

## MEASUREMENT CIRCUIT

Figure 1: Total Harmonic Distortion Measurement Circuit




Figure 2: Noise Measurement Circuit (RIAA)


















Figure 3: Noise Measurement Circuit (FLAT+JIS A)



**CHARACTERISTICS CURVE (T<sub>A</sub> = 25 °C, TYP.) (REFERENCE VALUE)**








## USE WITH PRECAUTIONS

- **Managing unused circuits**

If there is an unused circuit, the following connection is recommended.

Example of unused circuit process



Remark: In this example, an intermediate potential between V<sup>+</sup> and V<sup>-</sup> is applied.

- **Power Supply (Dual Power Supply / Single Power Supply)**

The op-amp operates as long as a predetermined voltage is applied between V<sup>+</sup> and V<sup>-</sup>. Therefore, it can operate with a single power supply (V<sup>-</sup> = GND), but it cannot operate the input and output near GND. Common-mode input voltage Please pay attention to the range and maximum output voltage.

- **Ratings of input/output pin voltage**

When the voltage of input/output pin exceeds the absolute maximum rating, the parasitic diode within the IC may conduct, causing characteristics degradation or damage. In addition, if the input pin is lower than V<sup>-</sup>, or the output pin exceeds the power supply voltage, it is recommended to make a clamping circuit using a diode with low forward voltage (e.g.: Schottky diode) as protection.

- **Range of common-mode input voltage**

When the supply voltage does not meet the condition of electrical characteristics, the range of common-mode input voltage is as follows.

$$V_{ICM} \text{ (TYP.)} : V^- + 1 \sim V^+ - 1 \text{ [V]} \text{ (} T_A = 25^\circ\text{C)}.$$

During designing, do include some tolerance by considering temperature characteristics etc.

- **Maximum output voltage**

The TYP. value range of the maximum output voltage when the supply voltage does not meet the condition of electrical characteristics is as follows:

$$V_{om}^+ \text{ (TYP.)} : V^+ - 1.3 \text{ [V]} \text{ (} T_A = 25^\circ\text{C)}, \quad V_{om}^- \text{ (TYP.)} : V^- + 1.3 \text{ [V]} \text{ (} T_A = 25^\circ\text{C)}$$

During designing, do include some tolerance by considering characteristics variation, temperature characteristics and so on. In addition, also note that the output voltage range (V<sub>om</sub><sup>+</sup> - V<sub>om</sub><sup>-</sup>) will become narrow when the output current increases.


- **Handling of ICs**

When stress is added to ICs due to warpage or bending of a board, the characteristic may fluctuates due to piezoelectric (piezo) effect. Therefore, pay attention to warpage or bending of a board.

PACKAGE DRAWINGS

8-PIN PLASTIC SOP

JEITA Package code	RENESAS code	MASS (TYP.) [g]
P-LSOP8-4.4×5.2-1.27	PLSP0008DE-A	0.09[g]



NOTE  
 EACH LEAD CENTERLINE IS LOCATED WITHIN 0.12 MM OF  
 ITS TRUE POSITION(T.P.) AT MAXIMUM MATERIAL CONDITION.

(UNIT:mm)

ITEM	DIMENSIONS
A	5.2±0.17
B	0.78MAX
C	1.27(T.P)
D	0.40±0.05
E	0.1±0.1
F	1.59±0.21
G	1.49
H	6.5±0.3
I	4.4±0.1
J	1.05±0.15
K	0.2±0.07
L	0.6±0.20
M	0.1MAX
N	0.1MAX
P	4°±4°

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:  
[www.renesas.com/contact/](http://www.renesas.com/contact/).