

UPC4574GR-9LG

Ultra Low-Noise, High Speed,
Wide Band, Quad Operational Amplifier

DESCRIPTION

UPC4574GR-9LG is a high performance version of general-purpose low-noise operational amplifier UPC458, 4741. Various characteristics such as band, slew rate, including input equivalent noise were greatly improve in comparison to UPC458 and 4741. It is also possible to operate the amplifier with stability for gain of 1 (total feedback or unity gain)

Therefore, it is ideal for application circuits such as audio preamplifiers, equalizers, tone controls, active filters.

In addition, special arrangement products with sorted DC items are available.

Under this product series, there is also a dual type UPC4570GR-9LG with equivalent characteristics

FEATURES


- Equivalent Input Noise Voltage (f = 1 kHz) 5 nV/ $\sqrt{\text{Hz}}$ (TYP.)
- Total Harmonic Distortion Rate (f = 20 Hz ~ 20 kHz) 0.002 % (TYP.)
- Slew Rate 6 V/ μs (TYP.)
- Gain Bandwidth Product GBW (f = 100 kHz) 14 MHz (TYP.)
- Input Offset Voltage ± 0.3 mV (TYP.)
- Operating Ambient Temperature -40 ~ +85 °C
- Internal Frequency Compensation
- The 14-pin TSSOP profile reduces the mounting area by approximately 50% compared to the standard SOP profile.

ORDERING INFORMATION


Order Name ⁽¹⁾	Selected Grade	Package
UPC4570GR-9LG-A	Standard	14-pin plastic TSSOP (5.72 mm (225))
UPC4570GR(5)-9LG-A	DC parameter selection	14-pin plastic TSSOP (5.72 mm (225))

- (1) Order names containing E1 or E2 indicate that the packaging format is embossed taping.
Pin 1 of E1 is on draw-out side, and pin 1 of E2 is at take-up side.

EQUIVALENT CIRCUIT (1/4 Circuit)



PIN CONFIGURATION (Top View)

ABSOLUTE MAXIMUM RATINGS($T_A = 25\text{ }^{\circ}\text{C}$)

Parameter	Symbol	UPC4574GR-9LG UPC4574GR(5)-9LG	Unit
Power Supply Voltage ^{Note 1}	$V^+ - V^-$	-0.3 ~ +36	V
Differential Input Voltage	V_{ID}	± 30	V
Input Voltage ^{Note 2}	V_I	$V^- - 0.3 \sim V^+ + 0.3$	V
Output Applied Voltage ^{Note 3}	V_O	$V^- - 0.3 \sim V^+ + 0.3$	V
Total Power Dissipation ^{Note 4}	P_T	550	mW
Output Short Circuit Duration ^{Note 5}		10	s
Operating Ambient Temperature	T_A	-40 ~ +85	$^{\circ}\text{C}$
Storage Temperature	T_{stg}	-55 ~ +125	$^{\circ}\text{C}$

[Note] 1. Note that reverse connections of the power supply may damage the ICs.

2. The input terminal must be applied within the input voltage range to avoid deteriorating or damaging the device characteristic. Do not exceed the ratings including during transition state such as ON/OFF, etc. The Op-Amp input voltage must operate within the electrical characteristics range of input common-mode voltage.

3. The output terminal must be applied within the output voltage range to avoid deteriorating or damaging the device characteristic. Do not exceed the ratings including during transition state such as ON/OFF, etc. The Op-Amp output voltage must operate within the electrical characteristics range of maximum output voltage.

4. This is the value when the glass epoxy substrate (size: 100 mm x 100 mm, thickness: 1 mm, 15% of the substrate area where only one side is copper foiled is filling wired) is mounted.

Note that restrictions will be made to the following conditions for each product, and the de-rating ratio depending on the operating ambient temperature.

UPC4574GR-9LG : This is the value at $T_A \leq 46\text{ }^{\circ}\text{C}$. Derate at $-7.0\text{ mW}/^{\circ}\text{C}$ when $T_A > 46\text{ }^{\circ}\text{C}$

5. A short circuit at the V^+ side may destroy the IC. Please use below the total loss and the de-rating of Note 4.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Power Supply Voltage	V^{\pm}	± 4		± 16	V
Output Current	I_O			+10	mA
Source Resistance	R_S			50	k Ω
Capacitive Load ($A_V = +1$)	C_L			100	pF

ELECTRICAL CHARACTERISTICSUPC4574GR-9LG ($T_A = 25\text{ }^{\circ}\text{C}$, $V^{\pm} = \pm 15\text{ V}$)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit	Test Condition
Input Offset Voltage	V_{IO}		± 0.3	± 5	mV	$R_S \leq 50\text{ }\Omega$
Input Offset Current	I_{IO}		± 10	± 200	nA	
Input Bias Current ^{Note 6}	I_B		500	1000	nA	
Large Signal Voltage Gain	A_V	30000	300000			$R_L \geq 2\text{ k}\Omega$, $V_O = \pm 10\text{ V}$
Circuit Current ^{Note 7}	I_{CC}		8.5	12	mA	$I_O = 0\text{ A}$
Common Mode Rejection Ratio	CMR	80	100		dB	
Supply Voltage Rejection Ratio	SVR	80	100		dB	
Output Voltage Swing	V_{om}	± 12	± 13.4		V	$R_L \geq 10\text{ k}\Omega$
Output Voltage Swing	V_{om}	± 10	+12.8 -12.4		V	$R_L \geq 2\text{ k}\Omega$
Common Mode Input Voltage Range	V_{ICM}	± 12	± 14		V	
Slew Rate	SR	4	6		V/ μs	$R_L \geq 2\text{ k}\Omega$
Gain Bandwidth Product	GBW	10	14		MHz	$f_O = 100\text{ kHz}$
Unity Gain Frequency	f_{unity}		7		MHz	open loop
Phase Margin	ϕ_{unity}		50		Deg	open loop
Total Harmonic Distortion	THD		0.002		%	$V_O = 3 V_{r.m.s.}$, $f = 20\text{ Hz} \sim 20\text{ kHz}$ (Figure 1)
Equivalent Noise Input Voltage	V_n		1.2		$\mu\text{V}_{r.m.s.}$	RIAA (Figure 2)
Equivalent Noise Input Voltage	V_n		0.53	0.65	$\mu\text{V}_{r.m.s.}$	FLAT + JIS A, $R_S = 100\text{ }\Omega$ (Figure 3)
Equivalent Noise Input Voltage Density	e_n		5.5		$\text{nV}/\sqrt{\text{Hz}}$	$f_O = 10\text{ Hz}$, $R_S = 100\text{ }\Omega$
Equivalent Noise Input Voltage Density	e_n		5.0		$\text{nV}/\sqrt{\text{Hz}}$	$f_O = 1\text{ kHz}$, $R_S = 100\text{ }\Omega$
Equivalent Noise Input Current Density	i_n		0.7		$\text{pA}/\sqrt{\text{Hz}}$	$f_O = 1\text{ kHz}$
Channel Separation			120		dB	$f = 20\text{ Hz} \sim 20\text{ kHz}$

[Note] 6. The current flow direction of the input bias is out from the IC because the first stage of the IC composed of PNP transistor.

7. Current flowing through the internal circuit. This current flow regardless of the channel used.

ELECTRICAL CHARACTERISTICSUPC4574GR(5)-9LG ($T_A = 25\text{ }^{\circ}\text{C}$, $V_{\pm} = \pm 15\text{ V}$)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit	Test Condition
Input Offset Voltage	V_{IO}		± 0.3	± 1	mV	$R_S \leq 50\ \Omega$
Input Offset Current	I_{IO}		± 10	± 60	nA	
Input Bias Current ^{Note 6}	I_B		500	650	nA	
Large Signal Voltage Gain	A_V	50000	300000			$R_L \geq 2\text{ k}\Omega$, $V_O = \pm 10\text{ V}$
Circuit Current ^{Note 7}	I_{CC}		8.5	11	mA	$I_O = 0\text{ A}$
Common Mode Rejection Ratio	CMR	85	100		dB	
Supply Voltage Rejection Ratio	SVR	85	100		dB	
Output Voltage Swing	V_{om}	± 13	± 13.4		V	$R_L \geq 10\text{ k}\Omega$
Output Voltage Swing	V_{om}	± 11.5	$+12.8$ -12.4		V	$R_L \geq 2\text{ k}\Omega$
Common Mode Input Voltage Range	V_{ICM}	± 13	± 14		V	
Slew Rate	SR	4	6		V/ μ s	$R_L \geq 2\text{ k}\Omega$
Gain Bandwidth Product	GBW	10	14		MHz	$f_O = 100\text{ kHz}$
Unity Gain Frequency	f_{unity}		7		MHz	open loop
Phase Margin	ϕ_{unity}		50		Deg	open loop
Total Harmonic Distortion	THD		0.002		%	$V_O = 3\text{ }V_{r.m.s.}$, $f = 20\text{ Hz} \sim 20\text{ kHz}$ (Figure 1)
Equivalent Noise Input Voltage	V_n		1.2		$\mu V_{r.m.s.}$	RIAA (Figure 2)
Equivalent Noise Input Voltage	V_n		0.53	0.65	$\mu V_{r.m.s.}$	FLAT + JIS A, $R_S = 100\ \Omega$ (Figure 3)
Equivalent Noise Input Voltage Density	e_n		5.5		$nV/\sqrt{\text{Hz}}$	$f_O = 10\text{ Hz}$, $R_S = 100\ \Omega$
Equivalent Noise Input Voltage Density	e_n		5.0		$nV/\sqrt{\text{Hz}}$	$f_O = 1\text{ kHz}$, $R_S = 100\ \Omega$
Equivalent Noise Input Current Density	i_n		0.7		$pA/\sqrt{\text{Hz}}$	$f_O = 1\text{ kHz}$
Channel Separation			120		dB	$f = 20\text{ Hz} \sim 20\text{ kHz}$

[Note] 6. The current flow direction of the input bias is out from the IC because the first stage of the IC composed of PNP transistor.

7. Current flowing through the internal circuit. This current flow regardless of the channel used.

MEASUREMENT CIRCUIT

Figure 1: Total Harmonic Distortion Measurement Circuit




Figure 2: Noise Measurement Circuit (RIAA)


















Figure 3: Noise Measurement Circuit (FLAT+JIS A)



CHARACTERISTICS CURVE ($T_A = 25\text{ }^{\circ}\text{C}$, TYP.) (REFERENCE VALUE)








USE WITH PRECAUTIONS

• Managing unused circuits

If there is an unused circuit, the following connection is recommended.

Example of unused circuit process



Remark: In this example, an intermediate potential between V^+ and V^- is applied.

• Power Supply (Dual Power Supply / Single Power Supply)

The op-amp operates as long as a predetermined voltage is applied between V^+ and V^- . Therefore, it can operate with a single power supply ($V^- = \text{GND}$), but it cannot operate the input and output near GND. Common-mode input voltage please pay attention to the range and maximum output voltage.

• Ratings of input/output pin voltage

When the voltage of input/output pin exceeds the absolute maximum rating, the parasitic diode within the IC may conduct, causing characteristics degradation or damage. In addition, if the input pin is lower than V^- , or the output pin exceeds the power supply voltage, it is recommended to make a clamping circuit using a diode with low forward voltage (e.g.: Schottky diode) as protection.

• Range of common-mode input voltage

When the supply voltage does not meet the condition of electrical characteristics, the range of common-mode input voltage is as follows.

$$V_{ICM} (\text{TYP.}): V^- + 1 \sim V^+ - 1 [\text{V}] (T_A = 25^\circ\text{C}).$$

During designing, do include some tolerance by considering temperature characteristics etc.

• Maximum output voltage

The TYP. value range of the maximum output voltage when the supply voltage does not meet the condition of electrical characteristics is as follows:

$$V_{om+} (\text{TYP.}): V^- - 1.6 [\text{V}] (T_A = 25^\circ\text{C}), \quad V_{om-} (\text{TYP.}): V^+ + 1.6 [\text{V}] (T_A = 25^\circ\text{C})$$

During designing, do include some tolerance by considering characteristics variation, temperature characteristics and so on. In addition, also note that the output voltage range ($V_{om+} - V_{om-}$) will become narrow when the output current increases.


• Handling of ICs

When stress is added to ICs due to warpage or bending of a board, the characteristic may fluctuates due to piezoelectric (piezo) effect. Therefore, pay attention to warpage or bending of a board.

PACKAGE DRAWINGS

14-PIN PLASTIC TSSOP

JEITA Package code	RENESAS code	Previous code	MASS(TYP.) [g]
P-TSSOP14-0225-0.65	PTSP0014JB-A	P14GR-65-9LG-1	—



Unit : mm

NOTE

Each lead centerline is located within 0.10 mm of its true position at maximum material condition.

ITEM	MILLIMETERS
D	5.15 ±0.15
D1	5.00 ±0.10
E	4.40 ±0.10
HE	6.40 ±0.20
A	1.20 MAX.
A1	0.10 ±0.05
A2	1.00 ±0.05
A3	0.25
b	0.24 ^{+0.06} _{-0.05}
c	0.145 ±0.055
L	0.5
Lp	0.60 ±0.15
L1	1.00 ±0.20
θ	3° ^{+5°} _{-3°}
e	0.65
x	0.10
y	0.10
ZD	0.625

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/