ZL2005P

## NOT RECOMMENDED FOR NEW DESIGNS RECOMMENDED REPLACEMENT PART ZL6100

Digital-DC™ Controller with Drivers and POLA/DOSA Trim

FN6849 Rev 3.00 December 16, 2011

## **Description**

The ZL2005P is an innovative mixed-signal power conversion and management IC that combines a compact, efficient, synchronous DC-DC buck controller, adaptive drivers and key power and thermal management functions in one IC, providing flexibility and scalability while decreasing board space requirements and design complexity. Zilker Labs Digital-DC technology enables a unique blend of performance and features not available in either traditional analog or newer digital approaches, resolving the issues associated with providing multiple low-voltage power domains on a single PCB.

The ZL2005P is designed to be configured either as a standard ZL2005 or as POLA/DOSA compatible device.

All operating features can be configured by simple pin-strap selection, resistor selection or through the on-board serial port. The PMBus<sup>TM</sup>-compliant ZL2005P uses the SMBus<sup>TM</sup> serial interface for communication with other Digital-DC products or a host controller.

#### **Features Power Conversion**

- Efficient synchronous buck controller
- 3 V to 14 V input range
- 0.54 V to 5.5 V output range (with margin)
- Optional output voltage setting with VADJ pin
- $\pm 1\%$  output accuracy
- Internal 3 A drivers support >40 A power stage
- Fast load transient response
- Phase interleaving
- RoHS compliant (6 x 6 mm) QFN package

## Power Management

- Digital soft start/stop
- Precision delay and ramp-up
- Voltage tracking, sequencing and margining
- Voltage/current/temperature monitoring
- I<sup>2</sup>C/SMBus communication
- Output overvoltage and overcurrent protection
- Internal non-voltatile memory (NVM)
- PMBus compliant

## **Applications**

- Servers/storage equipment
- Telecom/datacom equipment
- Power supplies (memory, DSP, ASIC, FPGA)




Figure 1. Block Diagram

# **Table of Contents**

1							
2		escriptions	7				
3		al Application Example	9				
4		DSP Overview	10				
	4.1	Digital-DC Architecture	10				
	4.2	ZL2005 - ZL2005P	10				
	4.3	Power Conversion Overview	11				
	4.4	Power Management Overview	12				
	4.5	Multi-mode Pins					
5	Powe	r Conversion Functional Description	14				
	5.1	Internal Bias Regulators and Input Supply Connections	14				
	5.2	High-side Driver Boost Circuit	14				
	5.3	Output Voltage Selection	14				
	5.4	Start-up Procedure	18				
	5.5	Soft Start Delay and Ramp Times					
	5.6	Power Good					
	5.7	Switching Frequency and PLL					
	5.8	Selecting Power Train Components	22				
	5.9	Current Limit Threshold Selection	25				
	5.10	Loop Compensation					
	5.11	Non-Linear Response Settings					
	5.12	Efficiency Optimized Driver Dead-time Control					
6		r Management Functional Description					
0	6.1						
	_	Input Undervoltage Lockout (UVLO) Standard Mode					
	6.2	Output Overvoltage Protection					
	6.3	Output Pre-Bias Protection					
	6.4	Output Overcurrent Protection					
	6.5	Thermal Protection					
	6.6	Voltage Tracking					
	6.7	Voltage Margining					
	6.8	I <sup>2</sup> C/SMBus Communications					
	6.9	I <sup>2</sup> C/SMBus Device Address Selection	34				
	6.10	Phase Spreading	34				
	6.11	Output Sequencing	35				
	6.12	Monitoring via I <sup>2</sup> C/SMBus	36				
	6.13	Temperature Monitoring Using the XTEMP Pin	37				
	6.14	Non-volatile Memory and Device Security Features	37				
7	Packa	age Dimensions	38				
8		ring Information	39				
	8.1	Related Documentation	39				
	8.2	Revision History	39				



## 1 Electrical Characteristics

## **Table 1. Absolute Maximum Ratings**

Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty. Unless otherwise specified, all voltages are measured with respect to SGND.

Parameter	Pin(s)	Value	Unit
DC supply voltage	VDD	-0.3 to 17	V
Logic I/O voltage	DLY(0,1), EN, ILIM(0,1), MGN, PG, SA(0,1), SALRT, SCL, SDA, SS(0,1), SYNC, VADJ, UVLO, V(0,1)	-0.3 to 6.5	V
Analog input voltages	ISENB, VSEN, VTRK, ISENA, XTEMP	-0.3 to 6.5	V
MOSFET drive reference	VR	-0.3 to 6.5	V
Logic reference	V25	-0.3 to 3	V
High-side supply voltage	BST	-0.3 to +30	V
High-side drive voltage	GH	$(V_{SW} - 0.3)$ to $(V_{BST} + 0.3)$	V
Low-side drive voltage	GL	(PGND-0.3) to (VR+0.3+PGND)	V
Boost to switch differential voltage $(V_{BST} - V_{SW})$	BST, SW	-0.3 to 8	V
Switch node continuous	SW	(PGND-0.3) to 30	V
Switch node transient (<100 ns)	SW	(PGND-5) to 30	V
Ground voltage differential (V <sub>DGND</sub> -V <sub>SGND</sub> ), (V <sub>PGND</sub> -V <sub>SGND</sub> )	DGND, SGND, PGND	-0.3 to +0.3	V
Junction temperature	-	-55 to 150	°C
Storage temperature range	_	-55 to 150	°C
Lead temperature (soldering, 10s)	_	300	°C

**Table 2. Recommended Operating Conditions and Thermal Information** 

Parameter	Symbol	Min	Тур	Max	Unit
Innut Supply Voltage Dange V	V <sub>R</sub> tied to V <sub>DD</sub> (Figure 9)	3.0	_	5.5	V
Input Supply Voltage Range, V <sub>DD</sub>	V <sub>R</sub> floating (Figure 9)	4.5	_	14	V
Output Voltage Range	V <sub>OUT</sub> (RDSON sensing)	0.54		5.5	V
Output Voltage Range	V <sub>OUT</sub> (DCR sensing)	0.6		$3.6^{3}$	V
Operating Junction Temperature Range	$T_{\mathrm{J}}$	-40	_	125	°C
Junction to Ambient Thermal Impedance <sup>1</sup>	$\Theta_{ m JA}$	_	35	_	°C/W
Junction to Case Thermal Impedance <sup>2</sup>	$\Theta_{ m JC}$	_	5	_	°C/W

**Table 3. Electrical Specifications** Unless otherwise specified  $V_{DD} = 12 \text{ V}$ ,  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ . Typical values are at  $T_A = 25^{\circ}\text{C}$ . Boldface limits apply over the operating temperature range,  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .

Parameter	Condition	Min (Note 6)	Тур	Max (Note 6)	Unit
Input and Supply Characteristics		I .	1	l	I.
Supply current (I <sub>DD</sub> )	$f_{SW} = 200 \text{ kHz}$	_	16	30	mA
(No load on GH and GL)	$f_{SW} = 1,000 \text{ kHz}$	_	25	50	mA
Standby supply current (I <sub>DD</sub> )	EN = Low no I <sup>2</sup> C/SMBus activity	_	2	5	mA
VR reference voltage (V <sub>R</sub> )	$V_{DD} \ge 6 \text{ V}$ $I_{VR} < 50 \text{ mA}$	4.5	5.2	5.5	V
V25 reference voltage (V <sub>25</sub> )	$V_R \ge 3 \text{ V}$ $I_{V25} < 50 \text{ mA}$	2.25	2.5	2.75	V
Output Characteristics					
Output voltage adjustment range		0.6	_	5.5	V
Output voltage setneint resolution	Set using resistors on V(0,1) Set using resistor on VADJ	_	10 Table 8	_	mV
Output voltage setpoint resolution	Set using I <sup>2</sup> C/SMBus	_	±0.025	_	% of F.S. <sup>1</sup>
Output voltage accuracy	Over line and load	-1		1	%
VSEN input bias current	VSEN = 5.5 V	_	110	200	μΑ
Current sense differential input voltage (ground referenced)	V <sub>ISENA</sub> - V <sub>ISENB</sub>	-100	_	100	mV
Current sense differential input voltage (V <sub>OUT</sub> referenced)	V <sub>ISENA</sub> - V <sub>ISENB</sub>	-50	_	50	mV
Current sense input bias current	Ground referenced	-100	_	100	μΑ
Current sense input bias current	ISENA	-1	_	1	μΑ
$(V_{OUT} \text{ referenced}, V_{OUT} \le 3.6V)$	ISENB	-100	_	100	μΑ
Soft start delay duration range <sup>5</sup>	Configurable via I <sup>2</sup> C/SMBus	0.007	_	500	S

<sup>1.</sup>  $\Theta_{JA}$  is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.

<sup>2.</sup> For  $\Theta_{JC}$ , the "case" temperature is measured at the center of the exposed metal pad.

<sup>3.</sup> With margin

**Table 3. Electrical Specifications** Unless otherwise specified  $V_{DD} = 12 \text{ V}$ ,  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ . Typical values are at  $T_A = 25^{\circ}\text{C}$ . **Boldface limits apply over the operating temperature range, -40°C to +85°C.** (Continued)

Parameter	Condition	Min (Note 6)	Тур	Max (Note 6)	Unit	
Soft start delay duration accuracy		_	6	_	ms	
Soft start ramp duration range <sup>5</sup>	Configurable via I <sup>2</sup> C/SMBus	0	_	200	ms	
Soft start ramp duration accuracy		_	100	_	μs	
Logic Input/Output Characteristics		1		1		
Logic input leakage current	Push-pull logic	-250	_	250	nA	
Logic input low threshold (V <sub>IL</sub> )		_	_	0.8	V	
Logic input OPEN (N/C)	Multi-mode logic pins	_	1.4	_	V	
Logic input high threshold (V <sub>IH</sub> )		2	_	_	V	
Logic output low (V <sub>OL</sub> )	$I_{OL} <= 4 \text{ mA}$	_	_	0.4	V	
Logic output high (V <sub>OH</sub> )	$I_{OH} >= -2 \text{ mA}$	2.25	_	_	V	
Oscillator and Switching Characteris	tics					
Switching frequency range		200	_	1400	kHz	
Switching frequency setpoint accuracy	Predefined settings (See Table 13)	-5	_	5	%	
Maximum PWM duty cycle	Factory default	95	_	_	%	
Minimum SYNC pulse width <sup>5</sup>		150	_	_	ns	
Input clock frequency drift tolerance  Gate Drivers	External clock signal	-13	_	13	%	
High-side driver voltage			4.5		X 7	
$(V_{BST} - V_{SW})$		_	4.5	_	V	
High-side driver peak gate drive current (pull down) <sup>5</sup>	$(V_{BST} - V_{SW}) = 4.5 \text{ V}$	2	3	_	A	
High-side driver pull-up resistance <sup>5</sup>	$(V_{BST} - V_{SW}) = 4.5 \text{ V},$ $(V_{BST} - V_{GH}) = 50 \text{ mV}$	_	0.8	2	Ω	
High-side driver pull-down resistance <sup>5</sup>	$(V_{BST} - V_{SW}) = 4.5 \text{ V},$ $(V_{GH} - V_{SW}) = 50 \text{ mV}$	_	0.5	2	Ω	
Low-side driver peak gate drive current (pull-up) <sup>5</sup>	$V_R = 5 V$	_	2.5	_	A	
Low-side driver peak gate drive current (pull-down) <sup>5</sup>	$V_R = 5 V$	_	1.8	_	A	
Low-side driver pull-up resistance <sup>5</sup>	$V_R = 5 \text{ V},$ $(V_R - V_{GL}) = 50 \text{ mV}$	_	1.2	2	Ω	
Low-side driver pull-down resistance <sup>5</sup>	$V_R = 5 \text{ V},$ $(V_{GL} - PGND) = 50 \text{ mV}$	_	0.5	2	Ω	
Switching timing						
GH rise and fall time <sup>5</sup>	$(V_{BST} - V_{SW}) = 4.5 \text{ V},$ $C_{LOAD} = 2.2 \text{ nF}$	_	5	20	ns	
GL rise and fall time <sup>5</sup>	$V_{R} = 5 \text{ V},$ $C_{LOAD} = 2.2 \text{ nF}$	_	5	20	ns	
Tracking			-		-	
VTRK input bias current	VTRK = 5.5 V	_	110	200	μA	



**Table 3. Electrical Specifications** Unless otherwise specified  $V_{DD} = 12 \text{ V}$ ,  $T_A = -40 ^{\circ}\text{C}$  to  $+85 ^{\circ}\text{C}$ . Typical values are at  $T_A = 25 ^{\circ}\text{C}$ . **Boldface limits apply over the operating temperature range, -40 °C to +85 °C.** (Continued)

Parameter	Condition	Min (Note 6)	Тур	Max (Note 6)	Unit
VTRK tracking threshold <sup>5</sup>	VTRK >= 0.3 V	- 100		100	mV
Fault Protection Characteristics					
UVLO threshold range		2.85	_	16	V
UVLO setpoint accuracy	ZL2005P configuration	-3	_	3	%
UVLO hysteresis	Factory default	_	3	_	%
	Configurable via I <sup>2</sup> C/SMBus	0	_	100	%
UVLO delay		_	_	2.5	μs
Power good V <sub>OUT</sub> low threshold	Factory default	_	90	_	% V <sub>OUT</sub>
Power good V <sub>OUT</sub> high threshold	Factory default	_	115	_	% V <sub>OUT</sub>
Power good V <sub>OUT</sub> hysteresis	Factory default	_	5	_	%
Power good delay range <sup>5</sup>	Configurable via I <sup>2</sup> C/SMBus	0	_	500	S
VCEN and amount and through all	Factory default		85	_	% V <sub>OUT</sub>
VSEN undervoltage threshold	Configurable via I <sup>2</sup> C/SMBus <sup>5</sup>	0	_	110	% V <sub>OUT</sub>
MOENT IN ALL LAND	Factory default		115	_	% V <sub>OUT</sub>
VSEN overvoltage threshold	Configurable via I <sup>2</sup> C/SMBus <sup>5</sup>	0	-	115	% V <sub>OUT</sub>
VSEN undervoltage/overvoltage fault	Factory default	_	16	_	μs
response time	Configurable via I <sup>2</sup> C/SMBus <sup>5</sup>	5	_	60	μs
Current limit setpoint accuracy (V <sub>OUT</sub> referenced)		_	±10	_	% F.S. <sup>1</sup>
Current limit setpoint accuracy <sup>2</sup> (Ground referenced)	V <sub>ISENA</sub> - V <sub>ISENB</sub>  > 12 mV	_	±10	_	% F.S.
Comment limit masteration delec-	Factory default	_	5	_	4 3
Current limit protection delay	Configurable via I <sup>2</sup> C/SMBus <sup>5</sup>	1	_	32	$t_{SW}^3$
Temperature compensation of current	Factory default	_	4400	-	nnn- /0C
limit protection threshold	Configurable via I <sup>2</sup> C/SMBus <sup>5</sup>	100	_	12700	ppm/°C
The amount and actions the most and	Factory default	_	125	_	°C
Thermal protection threshold	Configurable via I <sup>2</sup> C/SMBus <sup>5</sup>	- 40	_	125	°C
Thermal protection hysteresis		_	15	_	°C

- 1. Percentage of Full Scale (F.S.) with temperature compensation applied.
- 2.  $T_A = 0^{\circ}C$  to  $+85^{\circ}C$
- 3.  $t_{SW} = 1/f_{SW}$ ,  $f_{SW}$  switching frequency
- 4. Automatically set to same value as soft start ramp time.
- 5. Limits established by characterization and not production tested.
- 6. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.



# 2 Pin Descriptions




Figure 2. Pin Assignments (top view)

## **Table 4. Pin Descriptions**

Pin	Label	Type <sup>1</sup>	Description	
1	DGND	PWR	Digital ground. Connect to low impedance ground plane.	
2	SYNC	I/O, M <sup>2</sup>	Clock synchronization input. Used to set the frequency of the internal switch clock, to sync to an external clock or to output internal clock.	
3	SA0	I, M	Serial address select pins. Used to assign unique address for each individual	
4	SA1	1, 1/1	device or to enable certain management features.	
5	ILIM0	I M	Comment limit calcut Sets the everyoursent threshold voltage for ISENIA ISENIA	
6	ILIM1	I, M	Current limit select. Sets the overcurrent threshold voltage for ISENA, ISENB.	
7	SCL	I/O	Serial clock. Connect to external host and/or to other ZL2005s.	
8	SDA	I/O	Serial data. Connect to external host and/or to other ZL2005s.	
9	SALRT	О	Serial alert. Connect to external host if desired.	
10	FC0	I	Loop componentian calcution nine	
11	FC1	I	Loop compensation selection pins.	
12	V0	I M	Output walte as calcution mine Head to get W	
13	V1	I, M	Output voltage selection pins. Used to set $V_{OUT}$ setpoint and $V_{OUT}$ max.	
14	UVLO	I, M	Undervoltage lockout selection. Sets the minimum value for $V_{DD}$ voltage to enable $V_{OUT}$ .	
15	SS0	I M	Soft start nine. Set the output valtage room time during turn on and turn off	
16	SS1	I, M	Soft start pins. Set the output voltage ramp time during turn-on and turn-off.	
17	VTRK	I	Tracking sense input. Used to track an external voltage source.	


- 1. I = Input, O = Output, PWR = Power or Ground, M = Multi-mode pin (refer to Section 4.5, "Multi-mode Pins,")
- 2. The SYNC pin can be used as a logic pin, a clock input or a clock output.
- 3.  $V_{DD}$  is measured internally and the value is used to modify the PWM loop gain.

## **Table 4. Pin Descriptions (Continued)**

Pin	Label	Type <sup>1</sup>	Description	
18	VSEN	I	Output voltage feedback. Connect to output regulation point.	
19	ISENB	I	Differential voltage input for current limit.	
20	ISENA	I	Differential voltage input for current limit. High voltage tolerant.	
21	VR	PWR	Internal 5V reference used to power internal drivers.	
22	GL	О	Low side FET gate drive.	
23	PGND	PWR	Power ground. Connect to low impedance ground plane.	
24	SW	PWR	Drive train switch node.	
25	GH	О	High-side FET gate drive.	
26	BST	PWR	High-side drive boost voltage.	
27	VDD <sup>3</sup>	PWR	Supply voltage.	
28	V25	PWR	Internal 2.5 V reference used to power internal circuitry.	
29	XTEMP	I	External temperature sensor input. Connect to external 2N3904 diode connected transistor.	
30	VADJ	I	Output voltage setting pin (POLA/DOSA mapping)	
31	MGN	I	Digital V <sub>OUT</sub> margin control	
32	CFG	I	Configuration pin. Used to control the switching phase offset, sequencing and other management features.	
33	EN	I	Enable. Active signal enables PWM switching.	
34	DLY0	I M	Softstart delay select. Sets the delay from when EN is asserted until the output	
35	DLY1	I, M	voltage starts to ramp.	
36	PG	О	Power good output.	
ePad	SGND	PWR	Exposed thermal pad. Connect to low impedance ground plane. Internal connection to SGND.	

- 1. I = Input, O = Output, PWR = Power or Ground, M = Multi-mode pin (refer to Section 4.5, "Multi-mode Pins,")
- 2. The SYNC pin can be used as a logic pin, a clock input or a clock output.
- 3.  $V_{DD}$  is measured internally and the value is used to modify the PWM loop gain.

# 3 Typical Application Example



#### **Notes:**

- 1. Conditions:  $V_{IN}$  = 12 V,  $V_{OUT}$  = 1.2 V, Freq = 400 kHz,  $I_{OUT}$  = 20 A
- 2. The I<sup>2</sup>C/SMBus requires pullup resistors. Please refer to the I<sup>2</sup>C/SMBus specifications for more details.

Figure 3. Typical Application Circuit POLA




Figure 4. Typical Efficiency Curves

## 4 ZL2005P Overview

## 4.1 Digital-DC Architecture

The ZL2005P is an innovative mixed-signal power conversion and power management IC based on Zilker Labs' patented Digital-DC technology that provides an integrated, high performance step-down converter for a wide variety of power supply applications. Its unique digital PWM loop utilizes an innovative mixed-signal topology to enable precise control of the power conversion process with no software required, resulting in a very flexible device that is also easy to use. An extensive set of power management functions is fully integrated and can be configured using simple pin connections or via the I<sup>2</sup>C/SMBus hardware interface using standard PMBus commands. The user configuration can be saved in an on-chip non-volatile memory (NVM), allowing ultimate flexibility.

Once enabled, the ZL2005P is immediately ready to regulate power and perform power management tasks with no programming required. The ZL2005P can be configured by simply connecting its pins according to the tables provided in this document. Advanced configuration options and real-time configuration changes are available via the I<sup>2</sup>C/SMBus interface if desired, and continuous monitoring of multiple operating parameters is possible with minimal interaction from a host controller. Integrated sub-regulation circuitry enables single supply operation from any supply between 3V and 14V with no secondary bias supplies needed.

Zilker Labs provides a comprehensive set of on-line tools and application notes to assist with power supply design and simulation. An evaluation board is also available to help the user become familiar with the device. This board can be evaluated as a stand-alone platform using pin configuration settings. Additionally, a Windows<sup>TM</sup>-based GUI is provided to enable full configuration and monitoring capability via the I<sup>2</sup>C/SMBus interface using an available computer and the included USB cable.

Please refer to <u>www.intersil.com/zilkerlabs/</u> for access to the most up-to-date documentation and the PowerPilot<sup>TM</sup> simulation tool, or call your local Zilker Labs' sales office to order an evaluation kit.

## 4.2 ZL2005 - ZL2005P

By default, the ZL2005P is configured as a standard ZL2005 device.

The main differences between the ZL2005P configured as a ZL2005P and the initial ZL2005 are the following:

- TACH pin is not used (reserved for ZL2005P POLA configuration).
- VADJ pin to adjust voltage through an external resistor, similar to POLA method.
- Additional configuration option for Synchronization.
- DEFAULT STORE only

## 4.3 Power Conversion Overview




Figure 5. ZL2005P Detailed Block Diagram

The ZL2005P operates as a voltage-mode, synchronous buck converter with a selectable, constant frequency Pulse Width Modulator (PWM) control scheme that uses external MOSFETs, inductor and capacitors to perform power conversion.

Figure 6 illustrates the basic synchronous buck converter topology showing the primary power train components. This converter is also called a step-down converter, as the output voltage must always be lower than the input voltage.




Figure 6. Synchronous Buck Converter

In its most simple configuration, the ZL2005P requires two external N-channel power MOSFETs, one for the top control MOSFET (QH) and one for the bottom synchronous MOSFET (QL). The amount of time that QH is on as a fraction of the total switching period is known as the duty cycle D, which is described by the following equation:

$$D \approx \frac{VOUT}{VIN}$$

During time D, QH is on and  $V_{\rm IN}$  – $V_{\rm OUT}$  is applied across the inductor. The current ramps up as shown in Figure 7.




Figure 7. Inductor Waveform

When QH turns off (time 1-D), the current flowing in the inductor must continue to flow from the ground up through QL, during which the current ramps down. Since the output capacitor C<sub>OUT</sub> exhibits a low impedance at the switching frequency, the AC component of the inductor current is filtered from the output voltage so the load sees nearly a DC voltage.

Typically, buck converters specify a maximum duty cycle that effectively limits the maximum output voltage that can be realized for a given input voltage. This duty cycle limit ensures that the low-side MOSFET is allowed to turn on for a minimum amount of time during each switching cycle, which enables the bootstrap capacitor (CB in Figure 6) to be charged up and provide adequate gate drive voltage for the high-side MOSFET. See Section 5.2, "High-side Driver Boost Circuit," for more details.

In general, the size of components L1 and  $C_{OUT}$  as well as the overall efficiency of the circuit are inversely proportional to the switching frequency,  $f_{SW}$ . Therefore, the highest efficiency circuit may be realized by switching the MOSFETs at the lowest possible frequency; however, this will result in the largest component size. Conversely, the smallest possible footprint may be realized by switching at the fastest possible frequency but this gives a somewhat lower efficiency. Each user should determine the optimal combination of size and efficiency when determining the switching frequency for each application.

The block diagram for the ZL2005P is illustrated in Figure 5. In this circuit, the target output voltage is regulated by connecting the VSEN pin directly to the output regulation point. The VSEN signal is then compared to a reference voltage that has been set to the desired output voltage level by the user. The error signal derived from this comparison is converted to a digital value with a low-resolution analog to digital (A/D) converter. The digital signal is applied to an adjustable digital compensation filter, and the compensated signal is used to derive the appropriate PWM duty cycle for driving the external MOSFETs in a way that produces the desired output.

The ZL2005P also incorporates a non-linear response (NLR) loop to reduce the response time and output deviation in response to a load transient. The ZL2005P has an efficiency optimization circuit that continuously monitors the power converter's operating conditions and adjusts the turn-on and turn-off timing of the high-side and low-side MOSFETs to optimize the overall efficiency of the power supply.

## 4.4 Power Management Overview

The ZL2005P incorporates a wide range of configurable power management features that are simple to implement with no external components. Additionally, the ZL2005P includes circuit protection features that continuously safeguard the load from damage due to unexpected system faults. The ZL2005P can continuously monitor input voltage, output voltage/current, internal temperature, and the temperature of an external thermal diode. A Power Good output signal is provided to enable power-on reset functionality for an external processor.

All power management functions can be configured using either simple pin configuration techniques (Figure 8) or via the I<sup>2</sup>C/SMBus interface. Monitoring parameters can be pre-configured to provide alerts for specific conditions. See Application Note AN2013 for more details on SMBus monitoring.

## 4.5 Multi-mode Pins

In order to simplify circuit design, the ZL2005P incorporates patented multi-mode pins that allow the user to easily configure many aspects of the device without requiring the user to program the IC. For the ZL2005P only a few of the power management features can be configured using these pins. The multi-mode pins can respond to four different connections as shown in Table 5. Any combination of connections is allowed among the multi-mode pins. These pins are sampled when power is applied or by issuing a PMBus Restore command (See Application Note AN2013).

**Table 5. Multi-mode Pin Configuration** 

Pin Tied To	Value
GND	< 0.9 V
(Logic low)	< 0.8 V <sub>DC</sub>
OPEN	No connection
(N/C)	No connection
HIGH	> 2.0 V
(Logic high)	> 2.0 V <sub>DC</sub>
Resistor to SGND	Set by resistor value






Figure 8. Pin-strap and Resistor Setting Examples

Pin-strap Settings: This is the simplest implementation method, as no external components are required. Using this method, each pin can take on one of three possible states: GND, OPEN, or HIGH. These pins can be connected to the VR or V25 pins for logic HIGH settings, as either pin provides a regulated voltage greater than 2V. Using a single pin, the user can select one of three settings, and using two pins, the user can select one of nine settings.

Resistor Settings: This method allows a greater range of adjustability when connecting a finite valued resistor (in a specified range) between the multi-mode pin and SGND. Standard 1% resistor values are used, and only every fourth E96 resistor value is used so that the device can reliably recognize the value of resistance connected to the pin while eliminating the errors associated with the resistor accuracy. A total of 25 unique selections are available using a single resistor.

*I*<sup>2</sup>*C/SMBus Settings:* Almost any ZL2005P function can be configured via the I<sup>2</sup>C/SMBus interface using standard PMBus commands. Additionally, any value that has been configured using the pin-strap or resistor setting methods can also be re-configured and/or verified via the I<sup>2</sup>C/SMBus. See Application Note AN2013 for details.

The SMBus device address and VOUT\_MAX are the only parameters that must be set by external pins. All other device parameters can be set via the I<sup>2</sup>C/SMBus. the device address is set using the SA0 and SA1 pins. The VOUT\_MAX is determined as 10% greater than the voltage set by the V0/V1 pins or VADJ pin.

## 5 Power Conversion Functional Description

# 5.1 Internal Bias Regulators and Input Supply Connections

The ZL2005P employs two internal low dropout (LDO) regulators to supply bias voltages for internal circuitry, allowing it to operate from a single input supply. The internal bias regulators are as follows:

VR: The VR LDO provides a regulated 5V bias supply for the MOSFET driver circuits. It is powered from the VDD pin and can supply up to 100 mA output current. A 4.7 µF filter capacitor is required at the VR pin.

V25: The V25 LDO provides a regulated 2.5V bias supply for the main controller circuitry. It is powered from an internal 5V node and can supply up to 50 mA output current. A 10  $\mu F$  filter capacitor is required at the V25 pin.

**Note:** The internal bias regulators are designed for powering internal circuitry only. Do not attach external loads to any of these pins. The multi-mode pins may be connected to the VR or V25 pins for logic HIGH settings.

When the input supply  $(V_{DD})$  is higher than 5.5V, the VR pin should not be connected to any other pin. It should only have a filter capacitor attached as shown in Figure 9. Due to the dropout voltage associated with the VR bias regulator, the VDD pin must be connected to the VR pin for designs operating from a VDD supply from 3.0V to 5.5V. Figure 9 illustrates the required connections for both cases. For input supplies between 4.5V and 5.5V, either method can be used.




Figure 9. Input Supply Connections

## 5.2 High-side Driver Boost Circuit

The gate drive voltage for the upper MOSFET driver is generated by a floating bootstrap capacitor, CB (see Figure 3). When the lower MOSFET (QL) is turned on, the SW node is pulled to ground and the capacitor is charged from the internal VR bias regulator through diode DB. When QL turns off and the upper MOSFET (QH) turns on, the SW node is pulled up to  $V_{DD}$  and the voltage on the BST pin is boosted approximately 5V above  $V_{IN}$  to provide the necessary voltage for the high-side driver. A Schottky diode should be used for DB to maximize the high-side drive voltage.

## 5.3 Output Voltage Selection

#### Standard Mode (ZL2005)

The output voltage may be set to any voltage between 0.6V and 5.0V provided that the input voltage is higher than the desired output voltage by an amount sufficient to prevent the device from exceeding its maximum duty cycle specification. By connecting the V0 and V1 pins to logic high, logic low, or leaving them floating, V<sub>OUT</sub> can be set to any of nine standard voltages as shown in Table 6.

Table 6. Pin-strap Output Voltage Settings

		V0			
		LOW	OPEN	HIGH	
	LOW	0.6V	0.8V	1.0V	
V1	OPEN	1.2V	1.5V	1.8V	
	HIGH	2.5V	3.3V	5.0V	

If an output voltage other than those in Table 6 is desired, the resistor setting method can be used. Using this method, resistors R0 and R1 are selected to produce a specific voltage between 0.6V and 5.0V in 10 mV steps. Resistor R1 provides a coarse setting and R0 a fine adjustment, thus eliminating the additional errors associated with using two 1% resistors in a standard analog implementation (this typically adds 1.4% error using two 1% resistors).

To set  $V_{OUT}$  using resistors, follow the steps below to calculate an index value and then use Table 7 to select the resistor that corresponds to the calculated index value as follows:

- 1. Calculate Index1: Index1 = 4 x V<sub>OUT</sub>
- 2. Round the result down to the nearest whole number.
- 3. Select the value for R1 from Table 7 using the Index1 rounded value from step 2.
- 4. Calculate Index0 using equation Index0 = 100 x V<sub>OUT</sub> - 25 x Index1
- 5. Select the value for R0 from Table 7 using Index0 from step 4.

Table 7. Resistors for Setting Output Voltage

Index	R0 or R1
0	10 kΩ
1	11 kΩ
2	12.1 kΩ
3	13.3 kΩ
4	14.7 kΩ
5	16.2 kΩ
6	17.8 kΩ
7	19.6 kΩ
8	21.5 kΩ
9	23.7 kΩ
10	26.1 kΩ
11	28.7 kΩ
12	31.6 kΩ

Index	R0 or R1
13	34.8 kΩ
14	38.3 kΩ
15	42.2 kΩ
16	46.4 kΩ
17	51.1 kΩ
18	56.2 kΩ
19	61.9 kΩ
20	68.1 kΩ
21	75 kΩ
22	82.5 kΩ
23	90.9 kΩ
24	100 kΩ
•	

### Example:

For  $V_{OUT} = 1.33V$ :

Index  $1 = 4 \times 1.33 \text{V} = 5.32 (5);$ 

From Table 7, using Index = 5 R1 =  $16.2 \text{ k}\Omega$ 

Index $0 = (100 \times 1.33 \text{V}) - (25 \times 5) = 8;$ 

From Table 7;  $R0 = 21.5 \text{ k}\Omega$ 




Figure 10. Output Voltage Resistor Setting

The output voltage may also be set to any value between 0.6V and 5.0V using the I<sup>2</sup>C/SMBus interface. The maximum voltage that can be set is limited to 110% of the pin-strap value. See Application Note AN2013 for details.

#### POLA/DOSA Trim Method

The output voltage can also be set using the VADJ pin to map the standard analog resistor method. This mode is activated by setting the PMBus private command POLA\_VADJ\_CONFIG to 1.

The POLA/DOSA mode can also be set up by pinstrap using a resistor on V0.

A 110 k $\Omega$  resistor on V0 will set to POLA mode 1.

A 120 k $\Omega$  resistor on V0 will set to POLA mode 2.

In POLA mode 1 and 2, V0 and V1 pins are inactive, and the ZL2005P uses the following table to set the output voltage with the VADJ pin.

Table 8. Resistors for Setting POLA Output Voltage with VADJ

$V_{OUT}$	$R_{SET}(k\Omega)$
	Min / Typ / Max
0.700V	155 / 159 / 169
0.752V	109.89 / 111 / 112.11
0.758V	99 / 100 / 101
0.765V	89.1 / 90 / 90.9
0.772V	80.09 / 80.9 / 81.71
0.790V	64.35 / 72.5 / 73.23
0.800V	57.52 / 58.1 / 58.68
0.821V	51.38 / 51.9 / 52.42
0.848V	40.69 / 41.1 / 41.51
0.880V	36.04 / 36.4 / 36.76
0.899V	31.88 / 32.2 / 32.52
0.919V	28.02 / 28.3 / 28.58
0.965V	24.55 / 24.8 / 25.05

V <sub>OUT</sub>	$R_{SET}(k\Omega)$	
	Min / Typ / Max	
0.991V	21.38 / 21.6 / 21.82	
1.000V	18.51 / 18.7 / 18.89	
1.100V	15.94 / 16.1 / 16.26	
1.158V	13.56 / 13.7 / 13.84	
1.200V	11.39 / 11.5 / 11.62	
1.250V	9.5 / 9.6 / 9.7	
1.500V	7.72 / 7.8 / 7.88	
1.669V	6.14 / 6.2 / 6.26	
1.800V	4.65 / 4.7 / 4.75	
2.295V	3.27 / 3.3 / 3.33	
2.506V	2.08 / 2.1 / 2.12	
3.300V	0.99 / 1 / 1.01	
5.000V	0 / 0 / 0.05	

The standard method for adjusting output voltage used in a POLA module is defined by the below equation:

$$R_{set} = 10k\Omega \times 0.69V/(V_{OUT} - 0.69V) - 1.43k\Omega$$

Rset is an external resistor.




Figure 11. Output Voltage Resistor Setting POLA - ZL2005P

To stay compatible with existing methods for adjusting output voltage, the module manufacturer can add a 10  $k\Omega$  resistor on the module.

$$R_{VADJ} = R_{SET} + 10 \text{ k}\Omega$$

By adding this additional resistor, the resistor values shown in Table 8 can be used to set the output voltage of a ZL2005P module. These values are close to the analog POLA values and are compatible with the pinstrap resistor detection methodology of the ZL2005P.

## DOSA Voltage Trim Method

For DOSA output voltage selection, a 8.66 k $\Omega$  resistor needs to be used in place of the 10 k $\Omega$  resistor. This will allow setting the output voltage with resistor values close to the DOSA equation result:

$$R_{\text{set}} = 6900/(V_{\text{OUT}} - 0.69V).$$

Table 9. Resistors for Setting DOSA Output Voltage with VADJ

V <sub>OUT</sub>	$R_{SET}(\mathbf{k}\Omega)$
	Min / Typ / Max
0.700V	156 / 160 / 170
0.752V	111.22 / 112.34 / 113.46
0.758V	100.33 / 101.34 / 102.35
0.765V	90.43 / 91.34 / 92.25
0.772V	81.42 / 82.24 / 83.06
0.790V	65.68 / 73.84 / 74.58
0.800V	58.85 / 59.44 / 60.03
0.821V	52.71 / 53.24 / 53.77
0.848V	42.02 / 42.44 / 42.86
0.880V	37.36 / 37.74 / 38.12
0.899V	33.20 / 33.54 / 33.88
0.919V	29.34 / 29.64 / 29.94
0.965V	25.88 / 26.14 / 26.40

V <sub>OUT</sub>	$R_{SET}(k\Omega)$
	Min / Typ / Max
0.991V	22.71 / 22.94 / 23.17
1.000V	19.84 / 20.04 / 20.24
1.100V	17.27 / 17.44 / 17.61
1.158V	14.89 / 15.04 / 15.19
1.200V	12.71 / 12.84 / 12.97
1.250V	10.83 / 10.94 / 11.05
1.500V	9.05 / 9.14 / 9.23
1.669V	7.46 / 7.54 / 7.62
1.800V	5.98 / 6.04 / 6.10
2.295V	4.59 / 4.64 / 4.69
2.506V	3.41 / 3.44 / 3.47
3.300V	2.32 / 2.34 / 2.36
5.000V	1.33 / 1.34 / 1.35

## **UVLO (POLA Mode)**

In POLA mode 1 and 2, undervoltage threshold (UVLO) is set following POLA standard methodology.

In the POLA standard, a resistor on the UVLO pin sets the corresponding voltage value.

For a module supplier, a  $1.5~\mathrm{k}\Omega$  1% pull-up resistor from EN to UVLO is required to be compatible with the POLA Inhibit/UVLO features (Figure 12). EN must be driven by an open collector/drain driver, and will default to Enabled unless pulled low. The driver must remain open after a transition for a minimum of 1 ms to allow the measurement of the resistor on the UVLO pin.

By default UVLO is set to 4.5V.




Figure 12. UVLO Circuit

Figure 12 shows how to select UVLO based on an external resistor  $R_{\rm SET}$ .

R<sub>UVLO</sub> maps the POLA equation to set the UVLO threshold:

 $R_{UVLO} = (9690 - (137*V_{IN}))/(137*V_{IN}-585)$  in  $k\Omega$ 

Table 10 shows a chart of standard resistor values for  $R_{\rm UVLO}$ :

Table 10. Resistors for Setting UVLO with R<sub>UVLO</sub>

UVLO	R <sub>UVLO</sub>
	in series with
	1.5 kΩ
	resistor
4.3V	162 kΩ
4.5V	121 kΩ
4.87V	110 kΩ
4.93V	100 kΩ
4.99V	90.9 kΩ
5.07V	82.5 kΩ
5.15V	75.0 kΩ
5.23V	68.1 kΩ
5.33V	61.9 kΩ
5.43V	56.2 kΩ
5.55V	51.1 kΩ
5.67V	46.4 kΩ
5.81V	42.2 kΩ

UVLO	R <sub>UVLO</sub>
	in series with
	1.5 kΩ
	resistor
6.20V	38.3 kΩ
6.60V	$28.7~\mathrm{k}\Omega$
6.96V	23.7 kΩ
7.22V	21.5 kΩ
7.50V	19.6 kΩ
7.81V	17.8 kΩ
8.13V	16.2 kΩ
8.50V	14.7 kΩ
8.92V	13.3 kΩ
9.34V	12.1 kΩ
9.81V	11.0 kΩ
10.86V	9.09 kΩ
11.46V	8.25 kΩ

For a POLA module, the Inhibit feature is combined with UVLO.




Figure 13. INHIBIT Circuit

Figure 13 shows the typical application of the Inhibit function. The inhibit input has its own internal pull-up. An open-drain transistor is recommended for control.

## Flexible pin

When POLA\_VADJ\_CONFIG is set to mode 2, the ZL2005P uses the VADJ pin for output voltage setting and it also disables the SYNC pin. In this mode, the ZL2005P is not checking the SYNC pin for synchronization to an external signal. Otherwise the resistor measurement may not be accurate. This configuration allows a module supplier to connect both VADJ and SYNC pin to a common pin on the module (Flex pin). A single module pin can then be used for one or the other function.

In this mode UVLO will also follow the POLA method.




Figure 14. Output Voltage Resistor Setting Example

## 5.4 Start-up Procedure

The ZL2005P follows a specific internal start-up procedure after power is applied to the VDD pin. Table 11 describes the start-up sequence.

If the device is to be synchronized to an external clock source, the clock must be stable prior to asserting the EN pin. The device requires approximately 10-20 ms to check for specific values stored in its internal memory.

If the user has stored values in memory, those values will be loaded. The device will then check the status of all multi-mode pins and load the values associated with the pin settings. Once this process is completed, the device is ready to accept commands via the I<sup>2</sup>C/SMBus interface and the device is ready to be enabled. Once enabled, the device requires approximately 6 ms before its output voltage may be allowed to start its ramp-up process. If a soft start delay period less than 6 ms has been configured (using the DLY (0,1) pins), the device will default to a 6 ms delay period. If a delay period of 6 ms or higher is configured, the device will wait for the configured delay period before starting to ramp its output.

After the delay period has expired, the output will begin to ramp towards its target voltage according to the preconfigured soft-start ramp time.

Table 11. ZL2005P Start-up Sequence

Step #	Step Name	Description	Time Duration	
1	Power Applied	Input voltage is applied to the ZL2005P's VDD pin	Depends on input supply ramp time	
2	Internal Memory Check	The device will check for values stored in its internal memory. This step is also performed after a Restore command.	Approx 10-20 ms (device will ignore an enable signal or PMBus traffic during this	
3	Multi-mode Pin Check	The device loads values configured by multi-mode pins.	period)	
4	Device Ready	The device is ready to accept an ENABLE signal.	_	
5	Pre-ramp Delay	The device requires approximately 6 ms following an enable signal and prior to ramping its output. Additional pre-ramp delay may be configured using the Delay pins.		

#### 5.5 Soft Start Delay and Ramp Times

In some system applications, it may be necessary to set a delay from when an enable signal is received until the output voltage starts to ramp to its nominal value. In addition, the designer may wish to precisely set the time required for V<sub>OUT</sub> to ramp to its nominal value after the delay period has expired. The ZL2005P gives the system designer several options for precisely and independently controlling both the delay and ramp time periods for  $V_{\mbox{\scriptsize OUT}}$ . These features may be used as part of an overall in-rush current management strategy or to precisely control how fast a load IC is turned on.

The soft start delay period begins when the Enable pin is asserted and ends when the delay time expires. The softstart delay period is set via the I<sup>2</sup>C/SMBus interface. The soft start ramp enables a controlled ramp to the nominal V<sub>OUT</sub> value that begins once the delay period has timed out. The ramp-up is guaranteed monotonic and its slope may be precisely set by setting the soft-start ramp time using the SS (0,1) pins.

The soft start delay and ramp times can be set to standard values according to Table 12 and Table 13 respectively.

Table 12. Soft Start Delay Settings

		DLY0			
		LOW	OPEN	HIGH	
	LOW	$0 \text{ ms}^1$	Rese	Reserved	
DLY1	OPEN	5 ms <sup>1</sup>	10 ms	20 ms	
	HIGH	50 ms	100 ms	200 ms	
MOTE	•		•		

Table 13. Soft Start Ramp Settings

			_	
		SS0		
		LOW	OPEN	HIGH
	LOW	0 ms <sup>1</sup>	1 ms	2 ms
SS1	OPEN	5 ms	10 ms	20 ms
	HIGH	50 ms	100 ms	200 ms

NOTE:

If the desired soft start delay and ramp times are not one of the values listed in Table 11 and Table 12, the times can be set to a custom value by connecting a resistor from the DLY0 or SS0 pin to SGND using the appropriate resistor value from Table 14. The value of this resistor is measured upon start-up or Restore and will not change if this resistor is varied after power has been applied to the ZL2005. See Figure 15 for typical connections using resistors.

**Note:** Do not connect a resistor to the DLY1 or SS1 pin. These pins are not utilized for setting soft-start delay and ramp times. Connecting an external resistor to these pins may cause conflicts with other device settings.




Figure 15. DLY and SS Pin Resistor **Connections** 

<sup>1.</sup> When the device is set to 0 ms or 5 ms delay, it will begin its ramp up after the internal circuitry has initialized (approx. 6 ms).

<sup>1.</sup> When the soft start ramp is set to zero, the device will ramp up as quickly as the internal circuitry and output load capacitance will allow.

Table 14. DLY and SS Resistor Values

DLY or SS	R <sub>DLY</sub> or R <sub>SS</sub>
0 ms	10 kΩ
10 ms	11 kΩ
20 ms	12.1 kΩ
30 ms	13.3 kΩ
40 ms	14.7 kΩ
50 ms	16.2 kΩ
60 ms	17.8 kΩ
70 ms	19.6 kΩ
80 ms	21.5 kΩ
90 ms	23.7 kΩ
100 ms	26.1 kΩ

DLY or SS	R <sub>DLY</sub> or R <sub>SS</sub>
110 ms	28.7 kΩ
120 ms	31.6 kΩ
130 ms	34.8 kΩ
140 ms	38.3 kΩ
150 ms	42.2 kΩ
160 ms	46.4 kΩ
170 ms	51.1 kΩ
180 ms	56.2 kΩ
190 ms	61.9 kΩ
200 ms	68.1 kΩ

The soft start delay and ramp period can be set to custom values via the I<sup>2</sup>C/SMBus interface. When the soft start delay is set to 0 ms, the device will begin its ramp up after the internal circuitry has initialized (approx. 6ms).

#### 5.6 Power Good

The ZL2005P provides a Power Good (PG) signal that indicates the output voltage is within a specified tolerance of its target level and no fault condition exists. By default, the PG pin will assert if the output is within -10% to +15% of the target voltage These limits may be changed via the I<sup>2</sup>C/SMBus interface. See Application Note AN2013 for details.

A PG delay period is defined as the time from when all conditions within the ZL2005P for asserting PG are met to when the PG pin is actually asserted. This feature is commonly used instead of using an external reset controller to control external digital logic. By default, the ZL2005P PG delay is set equal to the soft-start ramp time setting. Therefore, if the soft-start ramp time is set to 10 ms, the PG delay will be set to 10 ms. The PG delay may be set independently of the soft-start ramp using the I<sup>2</sup>C/SMBus as described in Application Note AN2013.

## 5.7 Switching Frequency and PLL

The ZL2005P incorporates an internal phase locked loop (PLL) to clock the internal circuitry. The PLL can be driven by an internal oscillator or driven from an exter-

nal clock source connected to the SYNC pin. When using the internal oscillator, the SYNC pin can be configured as a clock output for use by other devices. The SYNC pin is a unique pin that can perform multiple functions depending on how it is configured. The CFG pin is used to select the operating mode of the SYNC pin as shown in Table 15. Figure 16 illustrates the typical connections for each mode.

**Table 15. SYNC Pin Function Selection** 

CFG Pin	SYNC Pin Function	
LOW	SYNC is configured as an input	
OPEN	Auto Detect mode	
HIGH	SYNC is configured as an output $f_{SW} = 400 \text{ kHz}$ (default)	




Figure 16. SYNC Pin Configurations

## **Configuration A: SYNC OUTPUT**

When the SYNC pin is configured as an output (CFG pin is tied HIGH), the device will operate from its internal oscillator and will drive the resulting internal oscillator signal (preset to 400 kHz) onto the SYNC pin so other devices can be synchronized to it. The SYNC pin will not be checked for an incoming clock signal while in this configuration.

#### **Configuration B: SYNC INPUT**

When the SYNC pin is configured as an input (CFG pin is tied LOW), the device will automatically check for a clock signal on the SYNC pin each time EN is asserted. The ZL2005P's oscillator will then synchronize with the rising edge of external clock.

The incoming clock signal must be in the range of 200 kHz to 1.4 MHz and must be stable when the enable pin is asserted. The clock signal must also exhibit the necessary performance requirements (see Table 3). In the event of a loss of the external clock signal, the output voltage may show transient over/undershoot.

If this happens, the ZL2005P will turn off the power FETs (QH and QL in Figure 4) typically within 10  $\mu$ S. Users are discouraged from removing an external SYNC clock while the ZL2005P is operating with Enable asserted.

## **Configuration C: SYNC AUTO DETECT**

When the SYNC pin is configured in auto detect mode (CFG pin is left OPEN), the device will automatically check for a clock signal on the SYNC pin after enable is asserted.

If a clock signal is present, The ZL2005P's oscillator will then synchronize the rising edge of the external clock. Refer to SYNC INPUT description.

If no incoming clock signal is present, the ZL2005P will configure the switching frequency according to the state of the SYNC pin as listed in Table 16. In this mode, the ZL2005P will only read the SYNC pin connection during the start-up sequence. Changes to SYNC pin connections will not affect  $f_{SW}$  until the power (VDD) is cycled off and on.

Table 16. Switching Frequency Selection

SYNC Pin Setting	Frequency
LOW	200 kHz
OPEN	400 kHz
HIGH	1 MHz
Resistor	See Table 17

If the user wishes to run the ZL2005P at a frequency other than those listed in Table 16, the switching frequency can be set using an external resistor,  $R_{SYNC}$ , connected between SYNC and SGND using Table 17.

Table 17. R<sub>SYNC</sub> Resistor Values

f <sub>SW</sub>	R <sub>SYNC</sub>
200 kHz	10 kΩ
222 kHz	11 kΩ
242 kHz	12.1 kΩ
267 kHz	13.3 kΩ
296 kHz	14.7 kΩ
320 kHz	16.2 kΩ
364 kHz	17.8 kΩ
400 kHz	19.6 kΩ
421 kHz	21.5 kΩ
471 kHz	23.7 kΩ

f <sub>SW</sub>	R <sub>SYNC</sub>
533 kHz	26.1 kΩ
571 kHz	28.7 kΩ
615 kHz	31.6 kΩ
667 kHz	34.8 kΩ
727 kHz	38.3 kΩ
889 kHz	46.4 kΩ
1000 kHz	51.1 kΩ
1143 kHz	56.2 kΩ
1333 kHz	68.1 kΩ

The switching frequency can also be set to any value between 200 kHz and 1.4 MHz using the  $I^2C/SMBus$  interface. The available frequencies are bounded by the relation  $f_{sw} = 8$  MHz/N, (with 6<= N <= 40). See Application Note AN2013 for details on configuring the switching frequency using the  $I^2C/SMBus$  interface.

If multiple ZL2005Ps are used together, connecting the SYNC pins together will force all devices to synchronize to one another. The CFG pin of one device must have its SYNC pin set as an output and the remaining devices must have their SYNC pins set as an input or all devices must be driven by the same external clock source.

**Note:** The switching frequency read back using the appropriate PMBus command will differ slightly from the selected value in Table 17. The difference is due to hardware quantization.

## 5.8 Selecting Power Train Components

The ZL2005P is a synchronous buck controller that uses external MOSFETs, inductor and capacitors to perform the power conversion process. The proper selection of the external components is critical for optimized performance. Zilker Labs offers an online circuit design and simulation tool, PowerPilot, to assist designers in this task.

Please visit <u>www.intersil.com/zilkerlabs/</u> to access PowerPilot. For more detailed guidelines regarding component selection, please refer to Application Note AN2011.

To select the appropriate power stage components for a set of desired performance goals, the power supply requirements listed in Table 18 must be known.

Table 18. Power Supply Requirements

Example

Parameter	Range	Example Value
Input voltage (V <sub>IN</sub> )	3.0 – 14.0 V	12 V
Output voltage (V <sub>OUT</sub> )	0.6 - 5.0  V	1.2 V
Output current (I <sub>OUT</sub> )	0 to ~25 A	20 A
Output voltage ripple	< 3% of	1% of
(V <sub>orip</sub> )	V <sub>OUT</sub>	V <sub>OUT</sub>
Output load step (I <sub>ostep</sub> )	< Io	50% of I <sub>o</sub>
Output load step rate		$10 \text{ A/}\mu\text{S}$
Allowable output deviation due to load step	_	± 50 mV
Maximum PCB temp.	120°C	85°C
Desired efficiency	_	85%
Other considerations	Various	Optimize for small size

## Design Trade-offs

The design of a switching regulator power stage requires the user to consider trade-offs between cost, size and performance. For example, size can be optimized at the expense of efficiency. Additionally, cost can be optimized at the expense of size. For a detailed description of circuit trade-offs, refer to Application Note AN2011.

To start a design, select a switching frequency ( $f_{SW}$ ) based on Table 19. This frequency is a starting point and may be adjusted as the design progresses.

**Table 19. Circuit Design Considerations** 

Frequency Range	Efficiency	Circuit Size
200 – 400 kHz	Highest	Larger
400 – 800 kHz	Moderate	Smaller
800 – 1400 kHz	Lower	Smallest

#### Inductor Selection

The output inductor selection process will include several trade-offs. A high inductance value will result in a low ripple current ( $I_{opp}$ ), which will reduce the output capacitance requirement and produce a low output ripple voltage, but may also compromise output transient load performance. Therefore, a balance must be struck between output ripple and optimal load transient performance. A good starting point is to select the output

inductor ripple current  $(I_{opp})$  equal to the expected load transient step magnitude  $(I_{ostep})$ :

$$I_{opp} = I_{ostep}$$
 (3)

Now the output inductance can be calculated using the following equation:

$$L_{OUT} = \frac{V_{OUT} \times \left(1 - \frac{V_{OUT}}{V_{INM}}\right)}{f_{sw} \times I_{opp}}$$
(4)

where V<sub>INM</sub> is the maximum input voltage.

The average inductor current is equal to the maximum output current. The peak inductor current ( $IL_{pk}$ ) is calculated using the following equation where  $I_{OUT}$  is the maximum output current:

$$IL_{pk} = I_{OUT} + \frac{I_{opp}}{2} \tag{5}$$

Select an inductor rated for the average DC current with a peak current rating above the peak current computed above.

In over-current or short-circuit conditions, the inductor may have currents greater than 2X the normal maximum rated output current. It is desirable to use an inductor that is not saturated at these conditions to protect the load and the power supply MOSFETs from damaging currents.

Once an inductor is selected, the DCR and core losses in the inductor are calculated. Use the DCR specified in the inductor manufacturer's datasheet.

$$P_{LDCR} = DCR \times I_{Lrms}^{2}$$
 (6)

I<sub>Lrms</sub> is given by:

$$I_{Lrms} = \sqrt{I_{OUT}^2 + \frac{I_{opp}^2}{12}} \tag{7}$$

where  $I_{OUT}$  is the maximum output current. Next, calculate the core loss of the selected inductor. Since this calculation is specific to each inductor and manufacturer, refer to the chosen inductor's datasheet. Add the core loss and the DCR loss and compare the total loss to the maximum power dissipation recommendation in the inductor datasheet.

#### **Output Capacitor Selection**

Several trade-offs also must be considered when selecting an output capacitor. Low ESR values are needed to have a small output deviation during transient load steps (V<sub>osag</sub>) and low output voltage ripple (V<sub>orip</sub>). However, capacitors with low ESR, such as semi-stable (X5R and X7R) dielectric ceramic capacitors, also have relatively low capacitance values. Many designs can use a combination of high capacitance devices and low ESR devices in parallel.

For high ripple currents, a low capacitance value can cause a significant amount of output voltage ripple. Likewise, in high transient load steps, a relatively large amount of capacitance is needed to minimize the output voltage deviation while the inductor current ramps up to the new steady state output current value.

As a starting point, allocate one-half of the output voltage ripple to the capacitor ESR and the other half to its capacitance, as shown in the following equations:

$$C_{OUT} = \frac{I_{opp}}{8 \times f_{sw} \times \frac{V_{orip}}{2}} \tag{8}$$

$$ESR = \frac{V_{orip}}{2 \times I_{opp}} \tag{9}$$

Use these values to make an initial capacitor selection, using a single capacitor or several capacitors in parallel.

After a capacitor has been selected, the resulting output voltage ripple can be calculated using the following equation:

$$V_{orip} = I_{opp} \times ESR + \frac{I_{opp}}{8 \times f_{sw} \times C_{OUT}}$$
 (10)

Because each part of this equation was made to be less than or equal to half of the allowed output ripple voltage, the V<sub>orip</sub> should be less than the desired maximum output ripple.

For more information on the performance of the power supply in response to a transient load, refer to Application Note AN2011.

#### **Input Capacitor**

It is highly recommended that dedicated input capacitors be used in any point-of-load design, even when the



supply is powered from a heavily filtered 5 or 12 V "bulk" supply. This is because of the high RMS ripple current that is drawn by the buck converter topology. This input ripple ( $I_{CINrms}$ ) can be determined from the following equation:

$$I_{CINrms} = I_{OUT} \times \sqrt{D \times (1 - D)}$$
 (11)

Please refer to Application Note AN2011 for detailed derivation including efficiency and ripple current.

Without capacitive filtering near the power supply input circuit, this current would flow through the supply bus and return planes, coupling noise into other system circuitry. The input capacitors should be rated at 1.2X the ripple current calculated above to avoid overheating of the capacitors due to the high ripple current, which can cause premature failure. Ceramic capacitors with X7R or X5R dielectric with low ESR and 1.1X the maximum expected input voltage are recommended.

## **Bootstrap Circuit Component Selection**

The high-side driver boost circuit utilizes an external Schottky diode (DB) and an external bootstrap capacitor (CB) to supply sufficient gate drive for the high-side MOSFET driver. DB should be a 20 mA, 30 V Schottky diode or equivalent device and CB should be a 1 µF ceramic type rated for at least 6.3V.

#### QL Selection

The bottom MOSFET should be selected primarily based on the device's  $R_{DS(ON)}$  and secondarily based on its gate charge. To choose QL, use the following equation and allow 2–5% of the output power to be dissipated in the  $R_{DS(ON)}$  of QL (lower output voltages and higher step-down ratios will be closer to 5%):

$$P_{OL} = 0.05 \times V_{OUT} \times I_{OUT} \quad (12)$$

Calculate the RMS current in QL as follows:

$$I_{botrms} = I_{Lrms} \times \sqrt{1 - D} \tag{13}$$

Calculate the desired maximum R<sub>DS(ON)</sub> as follows:

$$R_{DS(ON)} = P_{OL}/I_{botrms}^{2}$$
 (14)

Note that the  $R_{DS(ON)}$  given in the manufacturer's datasheet is measured at 25°C. The actual  $R_{DS(ON)}$  in the end-use application will be much higher. For example, a Vishay Si7114 MOSFET with a junction temperature of 125°C has an  $R_{DS(ON)}$  1.4 times higher than the value at 25°C.

Select a candidate MOSFET, and calculate the required gate drive current as follows:

$$I_{g} = f_{sw} \times Q_{g} \tag{15}$$

Keep in mind that the total allowed gate drive current for both QH and QL is 80 mA.

MOSFETs with lower  $R_{\rm DS(ON)}$  tend to have higher gate charge requirements, which increases the current and resulting power required to turn them on and off. Since the MOSFET gate drive circuits are integrated in the ZL2005P, this power is dissipated in the ZL2005P according to the following equation:

$$P_{OL} = f_{sw} \times Q_{g} \times V_{INM} \tag{16}$$

### QH Selection

In addition to the  $R_{DS(ON)}$  loss and gate charge loss, QH also has switching loss. The procedure to select QH is similar to the procedure for QL. First, assign 2–5% of the output power to be dissipated in the  $R_{DS(ON)}$  of QH using the equation for QL above. As was done with QL, calculate the RMS current as follows:

$$I_{toprms} = I_{Lrms} \times \sqrt{D} \tag{17}$$

Calculate a starting  $R_{DS(ON)}$  as follows, in this example using 5%:

$$P_{QH} = 0.05 \times V_{OUT} \times I_{OUT} \quad (18)$$

$$R_{DS(ON)} = P_{QH} / I_{toprms}^{2}$$
(19)

Select a MOSFET and calculate the resulting gate drive current. Verify that the combined gate drive current from QL and QH does not exceed 80 mA.



Next, calculate the switching time using:

$$t_{sw} = \frac{Q_g}{I_{gdr}} \tag{20}$$

where  $Q_g$  is the gate charge of the selected QH and  $I_{gdr}$  is the peak gate drive current available from the ZL2005P.

Although the ZL2005P has a typical gate drive current of 3 A, use the minimum guaranteed current of 2 A for a conservative design. Using the calculated switching time, calculate the switching power loss in QH using

$$P_{\text{swtop}} = V_{\text{INM}} \times t_{\text{sw}} \times I_{\text{OUT}} \times f_{\text{sw}}$$
 (21)

The total power dissipated by QH is given by the following equation:

$$P_{QHtot} = P_{QH} + P_{swtop}$$
 (22)

#### MOSFET Thermal Check

Once the power dissipations for QH and QL have been calculated, the MOSFET's junction temperature can be estimated. Using the junction-to-case thermal resistance ( $R_{th}$ ) given in the MOSFET manufacturer's datasheet and the expected maximum printed circuit board temperature, calculate the junction temperature as follows:

$$T_{j \max} = T_{pcb} + P_Q \times R_{th} \tag{23}$$

#### **Current Sensing Components**

Once the current sense method has been selected (Refer to Section 5.9, "Current Limit Threshold Selection,"), the procedure to select the component is the following:

When using the inductor DCR sensing method, the user must also select an R/C network comprised of R1 and CL (see Figure 17).




Figure 17. DCR Current Sensing

These components should be selected according to the following equation:

$$\tau_{RC} = L / DCR \tag{24}$$

R1 should be in the range of  $500 \Omega$  to  $5 k\Omega$  in order to minimize the power dissipation through it. The user should make sure the resistor package size is appropriate for the power dissipated. Once R1 has been calculated, the value of R2 should be selected based on the following equation:

$$R2 = 5 \times R1$$
 (25)

If R<sub>DS(ON)</sub> is being used the external low side MOSFET will act as the sensing element as indicated in Figure 18.

## 5.9 Current Limit Threshold Selection

It is recommended that the user include a current limiting mechanism in their design to protect the power supply from damage and prevent excessive current from being drawn from the input supply in the event that the output is shorted to ground or an overload condition is imposed on the output. Current limiting is accomplished by sensing the current flowing through the circuit during a portion of the duty cycle.

Output current sensing can be accomplished by measuring the voltage across a series resistive sensing element according to equation 26.

$$V_{LIM} = I_{LIM} \times R_{SENSE}$$
 (26)

Where:

 $I_{LIM}$  is the desired maximum current that should flow in the circuit


R<sub>SENSE</sub> is the resistance of the sensing element

V<sub>LIM</sub> is the voltage across the sensing element at the point the circuit should start limiting the output current.


The ZL2005P supports "lossless" current sensing, by measuring the voltage across a resistive element that is already present in the circuit. This eliminates additional efficiency losses incurred by devices that must use an additional series resistance in the circuit.

To set the current limit threshold, the user must first select a current sensing method. The ZL2005P incorporates two methods for current sensing, synchronous MOSFET  $R_{DS(ON)}$  sensing and inductor DC resistance

(DCR) sensing; Figure 18 shows a simplified schematic for each method.



MOSFET RDS.ON Sensing



Inductor DCR Sensing

Figure 18. Current Sensing Methods

The current sensing method can be selected using the ILIM1 pin using Table 20. The ILIM0 pin must have a finite resistor connected to ground in order for Table 20 to be valid. If no resistor is connected between ILIM0 and ground, the default method is MOSFET  $R_{DS(ON)}$  sensing. The current sensing method can be modified via the I<sup>2</sup>C/SMBus interface. Please refer to Application note AN2013 for details.

In addition to selecting the current sensing method, the ZL2005P gives the power supply designer several choices for the fault response during over or under current condition. The user can select the number of violations allowed before declaring fault, a blanking time and the action taken when a fault is detected.

The blanking time represents the time when no current measurement is taken. This is to avoid taking a reading just after a current load step (Less accurate due to potential ringing). It is a configurable parameter.

Table 20 includes default parameters for the number of violations and the blanking time using pin-strap.

**Table 20. Current Sensing Method Selection** 

ILIM0 Pin <sup>1</sup>	ILIM1 Pin	Current Limiting Configuration	Number of Violations Allowed <sup>2</sup>	Comments
R <sub>ILIM0</sub>	LOW	Ground-referenced (R <sub>DS,ON</sub> ) sensing Blanking time: 672 ns	4	Best for low duty cycle and low f <sub>SW</sub>
R <sub>ILIM0</sub>	OPEN	Output-referenced, down-slope sensing (Inductor DCR sensing) Blanking time: 352 ns	4	Best for low duty cycle and high f <sub>SW</sub>
R <sub>ILIM0</sub>	HIGH	Output-referenced, up-slope sensing (Inductor DCR sensing) Blanking time: 352 ns	4	Best for high duty cycle
	Resistor	Depends on resistor value used; see Table 21		

#### **NOTES:**

- $1.~~10~k\Omega < R_{ILIM0} \leq 100~k\Omega$
- 2. The number of violations allowed prior to issuing a fault response.

## **Table 21. Resistor Configured Current Sensing Method Selection**

R <sub>ILIM1</sub>	Current Sensing Method	Number of Violations Allowed <sup>1</sup>
--------------------	------------------------	--

#### **NOTES:**

1. The number of violations allowed prior to issuing a fault response.

**Table 21. Resistor Configured Current Sensing Method Selection** 

	<b>3</b>	
10 kΩ		1
11 kΩ		3
12.1 kΩ	Ground-referenced (R <sub>DS,ON</sub> ) sensing	5
13.3 kΩ	Doct for love duty and out of	7
14.7 <b>k</b> Ω	Best for low duty cycle and low f <sub>SW</sub>	9
16.2 kΩ	Blanking time: 672 ns	11
17.8 kΩ		13
19.6 kΩ		15
21.5 kΩ		1
23.7 kΩ		3
26.1 kΩ	Output-referenced, down-slope sensing (Inductor DCR sensing)	5
28.7 kΩ	Dort for love date and high f	7
31.6 kΩ	Best for low duty cycle and high f <sub>SW</sub>	9
34.8 kΩ	Blanking time: 352 ns	11
38.3 kΩ		13
42.2 kΩ		15
46.4 kΩ		1
51.1 kΩ		3
56.2 kΩ	Output-referenced, up-slope sensing (Inductor DCR sensing)	5
61.9 kΩ	Dogt for high duty avala	7
68.1 kΩ	Best for high duty cycle	9
75 kΩ	Blanking time: 352 ns	11
82.5 kΩ		13
90.9 kΩ		15
NOTES:		

#### **NOTES:**

Once the sensing method has been selected, the user must select the voltage threshold ( $V_{LIM}$ ) based on equation 26, the desired current limit threshold, and the resistance of the sensing element.

The current limit threshold can be selected by simply connecting the ILIM0 and ILIM1 pins as shown in Table 22. The ground-referenced sensing method is being used in this mode.

Table 22. Current Limit Threshold Voltage Settings

		ILIM0		
		LOW	<b>OPEN</b>	HIGH
	LOW	20 mV	30 mV	40 mV
ILIM1	OPEN	50 mV	60 mV	70 mV
	HIGH	80 mV	90 mV	100 mV

The threshold voltage can also be selected in 5 mV increments by connecting a resistor,  $R_{LIM0}$ , between the ILIM0 pin and ground according to Table 23. This method is preferred if the user does not desire to use or does not have access to the  $I^2C/SMBus$  interface and the desired threshold value is contained in Table 23.

Table 23. Current Limit Threshold Voltage Settings

V <sub>LIM</sub>	R <sub>LIM0</sub>
0 mV	10 kΩ
5 mV	11 kΩ
10 mV	12.1 kΩ
15 mV	13.3 kΩ
20 mV	14.7 kΩ
25 mV	16.2 kΩ

$V_{LIM}$	R <sub>LIM0</sub>
55 mV	28.7 kΩ
60 mV	31.6 kΩ
65 mV	34.8 kΩ
70 mV	38.3 kΩ
75 mV	42.2 kΩ
80 mV	46.4 kΩ

<sup>1.</sup> The number of violations allowed prior to issuing a fault response.

Table 23. Current Limit Threshold Voltage Settings

30 mV	17.8 kΩ
35 mV	19.6 kΩ
40 mV	21.5 kΩ
45 mV	23.7 kΩ
50 mV	26.1 kΩ

85 mV	51.1 kΩ
90 mV	$56.2~\mathrm{k}\Omega$
95 mV	61.9 kΩ
100 mV	68.1 kΩ

The current limit threshold can be set via the I<sup>2</sup>C/SMBus interface. Please refer to Application Note AN2013 for further details on setting current limit parameters.

## **5.10 Loop Compensation**

The ZL2005P operates as a voltage-mode synchronous buck controller with a fixed frequency PWM scheme. Although the ZL2005P uses a digital control loop, it operates much like a traditional analog PWM controller. See Figure 19 for a simplified block diagram of the ZL2005P control loop, which differs from an analog control loop by the constants in the PWM and compensation blocks. As in the analog controller case, the compensation block compares the output voltage to the desired voltage reference and compensation zeros are added to keep the loop stable. The resulting integrated error signal is used to drive the PWM logic, converting the error signal into a duty cycle value to drive the external MOSFETs.




Figure 19. Control Loop Block Diagram

In the ZL2005P, the compensation zeros are set by configuring the FC0 pin or via the I<sup>2</sup>C/SMBus interface once the user has calculated the required settings. Most applications can be served by using the pin-strap compensation settings listed in Table 24. These settings will yield a conservative crossover frequency. The parameters of the feedback compensation can also be set using the I<sup>2</sup>C/SMBus interface. A sofware (CompZL<sup>TM</sup>) is

also available from Zilker Labs to calculate automatically the compensation parameters.

FC1 pin is not used in the ZL2005P.

Table 24. Pin-Strap Setting for Loop Compensation

FC0 Pin	Description
HIGH	High Q, Low Bandwidth
OPEN	Real zeros, High Bandwidth
LOW	Low Q, Low Bandwidth

## 5.11 Non-Linear Response Settings

The ZL2005P incorporates a non-linear response (NLR) loop that decreases the response time and the output voltage deviation in the event of a sudden output load current step. The NLR loop incorporates a secondary error signal processing path that bypasses the primary error loop when the output begins to transition outside of the standard regulation limits. This scheme results in a higher equivalent loop bandwidth than is possible using a traditional linear loop.

When a load current step function imposed on the output causes the output voltage to drop below the lower regulation limit, the NLR circuitry will force a positive correction signal that will turn on the upper MOSFET and quickly force the output to increase. A negative load step will cause the NLR circuitry to force a negative correction signal that will turn on the lower MOSFET and quickly force the output to decrease.

# 5.12 Efficiency Optimized Driver Dead-time Control

The ZL2005P utilizes a closed loop algorithm to optimize the dead-time applied between the gate drive signals for the top and bottom FETs. In a synchronous buck converter, the MOSFET drive circuitry must be designed such that the top and bottom MOSFETs are never in the conducting state at the same time. (Potentially damaging currents flow in the circuit if both top and bottom MOSFETs are simultaneously on for periods of time exceeding a few nanoseconds.) Conversely, long periods of time in which both MOSFETs are off reduce overall circuit efficiency by allowing current to flow in their parasitic body diodes.

It is therefore advantageous to minimize this dead-time to provide optimum circuit efficiency. In the first order model of a buck converter, the duty cycle is determined by the equation:

$$D = V_{OUT}/V_{IN}$$
 (29)

However, non-idealities exist that cause the real duty cycle to extend beyond the ideal. Deadtime is one of those non-idealities that can be manipulated to improve efficiency. The ZL2005P has an internal algorithm that constantly adjusts deadtime non-overlap to minimize duty cycle, thus maximizing efficiency. This circuit will null out deadtime differences due to component variation, temperature and loading effects.

This algorithm is independent of application circuit parameters such as MOSFET type, gate driver delays, rise and fall times and circuit layout. In addition, it does not require drive or MOSFET voltage or current waveform measurements.

## 6 Power Management Functional Description

# 6.1 Input Undervoltage Lockout (UVLO) Standard Mode

The input undervoltage lockout (UVLO) prevents the ZL2005P from operating when the input falls below a preset threshold, indicating the input supply is out of its specified range. The UVLO threshold ( $V_{\rm UVLO}$ ) can be set between 2.85 V and 16 V using the UVLO pin. The simplest implementation is to connect the UVLO pin as shown in Table 25. If the UVLO pin is left unconnected, the UVLO threshold will default to 4.5 V.

Table 25. UVLO Threshold Settings

Pin Setting	UVLO Threshold
LOW	3 V
OPEN	4.5 V
HIGH	10.8 V

If the desired UVLO threshold is not one of the listed choices, the user can configure a threshold between 2.85 V and 16 V by connecting a resistor between the UVLO pin and GND by selecting the appropriate resistor from Table 26.

Table 26. UVLO Resistor Values

UVLO	R <sub>UVLO</sub>
2.85 V	17.8 kΩ
3.14 V	19.6 kΩ
3.44 V	21.5 kΩ
3.79 V	23.7 kΩ
4.18 V	26.1 kΩ
4.59 V	28.7 kΩ
5.06 V	31.6 kΩ
5.57 V	34.8 kΩ
6.13 V	38.3 kΩ
6.75 V	42.2 kΩ

UVLO	R <sub>UVLO</sub>
7.42 V	46.4 kΩ
8.18 V	51.1 kΩ
8.99 V	56.2 kΩ
9.9 V	61.9 kΩ
10.9 V	68.1 kΩ
12 V	75 kΩ
13.2 V	82.5 kΩ
14.54 V	90.9 kΩ
16 V	100 kΩ

 $V_{\rm UVLO}$  can also be set to any value between 2.85 V and 16 V via  $I^2C/SMBus$ .

Once an input undervoltage fault condition occurs, the device can respond in a number of ways as follows:

- 1. Continue operating without interruption.
- 2. Continue operating for a given delay time, followed by shutdown if the fault still persists at the end of the

- delay period. The device will remain in shutdown until permitted to restart.
- 3. Initiate an immediate shutdown until the fault has been cleared. The user can select a specific number of retry attempts.

The default response from a UVLO fault is an immediate shutdown of the device. The device will continuously check for the presence of the fault condition. If the fault condition is no longer present, the ZL2005P will be reenabled.

Please refer to Application Note AN2013 for details on how to configure the UVLO threshold or to select specific UVLO fault response options via the I<sup>2</sup>C/SMBus interface.

## 6.2 Output Overvoltage Protection

The ZL2005P offers an internal output overvoltage protection circuit that can be used to protect sensitive load circuitry from being subjected to a voltage higher than its prescribed limits. This feature is especially useful in protecting expensive processors, FPGAs, and ASICs from excessive voltages.

A hardware comparator is used to compare the actual output voltage (seen at the VSEN pin) to a threshold set to 15% higher than the target output voltage by default. If the voltage at the VSEN pin exceeds this upper threshold level, the PG pin will de-assert. The device can then respond in a number of ways as follows:

- 1. Initiate an immediate shutdown until the fault has been cleared. The user can select a specific number of retry attempts.
- 2. Turn off the high-side MOSFET and turn on the low-side MOSFET. The low-side MOSFET remains ON until the device attempts a restart.


The default response from an overvoltage fault is an immediate shutdown of the device. The device will continuously check for the presence of the fault condition. If the fault condition is no longer present, the ZL2005P will be re-enabled.

Please refer to Application Note AN2013 for details on how to select specific overvoltage fault response options via the I<sup>2</sup>C/SMBus interface.

## 6.3 Output Pre-Bias Protection

An output pre-bias condition exists when an externally applied voltage is present on a power supply's output before the power supply's control IC is enabled. Certain applications require that the converter not be allowed to sink current during start up if a pre-bias condition exists at the output. The ZL2005P provides pre-bias protection by sampling the output voltage prior to initiating an output ramp.

If a pre-bias voltage lower than the target voltage exists after the pre-configured delay period has expired, the target voltage is set to match the existing pre-bias voltage and both drivers are enabled. The output voltage is then ramped to the final regulation value at the ramp rate set by the SS (0,1) pins. The actual time the output will take to ramp from the pre-bias voltage to the target voltage will vary depending on the pre-bias voltage but the total time elapsed from when the delay period expires and when the output reaches its target value will match the pre-configured ramp time. See Figure 20.






Figure 20. Output Response to Pre-Bias Voltages

If the pre-bias voltage is higher than the target voltage exists after the pre-configured delay period has expired, the target voltage is set to match the existing pre-bias voltage and both drivers are enabled with a PWM duty cycle that would ideally create the pre-bias voltage. Once the pre-configured soft-start ramp period has expired, the Power Good pin will be asserted (assuming the pre-bias voltage is not higher than the overvoltage limit). The PWM will then adjust its duty cycle to match the original target voltage and the output will ramp down to the pre-configured output voltage.

If a pre-bias voltage higher than the overvoltage limit, the device will not initiate a turn-on sequence and will declare an overvoltage fault condition to exist. In this case, the device will respond based on the output overvoltage fault response method that has been selected. See Section 6.2, "Output Overvoltage Protection," for response options due to an overvoltage condition.

## 6.4 Output Overcurrent Protection

The ZL2005P can protect the power supply from damage if the output is shorted to ground or if an overload condition is imposed on the output. Once the current limit threshold has been selected (see Section 5.9, "Current Limit Threshold Selection,"), the user may determine the desired course of action to be taken when an overload condition exists.

The following overcurrent protection response options are available:

- 1. Initiate a shutdown and attempt to restart an infinite number of times with a preset delay time.
- 2. Initiate a shutdown and attempt to restart the power supply a preset number of times with a preset delay between attempts.
- 3. Continue operating throughout a specific delay time, followed by shutdown.
- 4. Continue operating throughout the fault (this could result in permanent damage to the power supply).
- 5. Initiate an immediate shutdown.

The default response from an overcurrent fault is an immediate shutdown of the device. The device will continuously check for the presence of the fault condition. If the fault condition is no longer present, the ZL2005P will be re-enabled.

Please refer to Application Note AN2015 for details on how to select specific overcurrent fault response options via the I<sup>2</sup>C/SMBus interface.

## 6.5 Thermal Protection

The ZL2005P includes an on-chip thermal sensor that continuously measures the internal temperature of the die and will shut down the device when the temperature exceeds the preset limit. The default temperature limit is set to 125°C in the factory, but the user may set the limit to a different value if desired. See Application Note AN2013 for details. Note that setting a higher thermal limit via the I<sup>2</sup>C/SMBus interface may result in permanent damage to the device. Once the device has been disabled due to an internal temperature fault, the user may select one of several fault response options as follows:

- 1. Initiate a shutdown and attempt to restart an infinite number of times with a preset delay time.
- 2. Initiate a shutdown and attempt to restart the power supply a preset number of times with a preset delay between attempts.
- 3. Continue operating throughout a specific delay time, followed by shutdown.
- 4. Continue operating throughout the fault (this could result in permanent damage to the power supply).
- 5. Initiate an immediate shutdown.

If the user has configured the device to restart, the device will wait the preset delay period (if configured to do so) and will then check the temperature. If the temperature has dropped below a value that is approximately 15°C lower than the selected temperature limit (the over-temperature warning threshold), the device will attempt to re-start. If the temperature is still above the over-temperature warning threshold, the device will wait the preset delay period and retry again.

The default response from a temperature fault is an immediate shutdown of the device. The device will continuously check for the presence of the fault condition. If the fault condition is no longer present, the ZL2005P will be re-enabled.

Please refer to Application Note AN2013 for details on how to select specific temperature fault response options via the I<sup>2</sup>C/SMBus interface.

## 6.6 Voltage Tracking

Numerous high performance systems place stringent demands on the order in which the power supply voltages are turned on. This is particularly true when powering FPGAs, ASICs, and other advanced processor devices that require multiple supply voltages to power a single die. In most cases, the I/O operates at a higher voltage than the Core and therefore the Core supply voltage, must not exceed the I/O supply voltage by some amount (typically 300 mV).

Voltage tracking protects these sensitive ICs by limiting the differential voltage between multiple power supplies during the power-up and power down sequence. The ZL2005P integrates a lossless tracking scheme that allows its output to track a voltage that is applied to the VTRK pin with no external components required. The VTRK pin is an analog input that, when tracking mode is enabled, configures the voltage applied to the VTRK pin to act as a reference for the device's output regulation.


The ZL2005P offers two modes of tracking:


- Coincident. This mode configures the ZL2005P to ramp its output voltage at the same rate as the voltage applied to the VTRK pin.
- 2. Ratiometric. This mode configures the ZL2005P to ramp its output voltage at a rate that is a percentage of the voltage applied to the VTRK pin. The default setting is 50%, but an external resistor string may be used to configure a different tracking ratio.

Figure 21 illustrates the typical connection and the two tracking modes.

The Tracking feature is not supported for ZL2005P devices in a current sharing group.










Figure 21. Tracking Modes

The master ZL2005P device in a tracking group is defined as the device that has the highest target output voltage within the group. This master device will control the ramp rate of all tracking devices and is not configured for tracking mode. A delay of at least 10 ms must be configured into the master device, and the user may also configure a specific ramp rate using PMBus.

Any device that is configured for tracking mode will ignore its soft-start delay and ramp time settings and its output will take on the turn-on/turn-off characteristics of the reference voltage present at the VTRK pin.

The tracking mode for all other devices can be set by PMBus. All of the ENABLE pins in the tracking group must be connected together and driven by a single logic source.

Please refer to Application Note AN2013 for details on how to configure tracking via the I<sup>2</sup>C/SMBus interface.

#### 6.7 Voltage Margining

The ZL2005P offers a simple means to vary its output higher or lower than its nominal voltage setting in order

RENESAS

to determine whether the load device is capable of operating over its specified supply voltage range. The MGN pin is a TTL-compatible input that is continuously monitored and can be driven directly by a processor I/O pin or other logic-level output.

The ZL2005P output will be forced higher than its nominal setpoint when the MGN pin is driven HIGH, and the output will be forced lower than its nominal setpoint when the MGN pin is driven LOW. When the MGN pin is left floating (high impedance), the ZL2005P output voltage will be set to its nominal voltage setpoint determined by the V0 and V1 pins and/or the  $I^2C/SMBus$  settings that configure the nominal output voltage. Default margin limits of  $V_{NOM}$   $\pm5\%$  are pre-loaded in the factory, but the margin limits can be modified through the  $I^2C/SMBus$  interface to as high as  $V_{NOM}$  + 10% or as low as 0V, where  $V_{NOM}$  is the nominal output voltage setpoint determined by the V0 and V1 pins.

The margin limits and the MGN command can both be set individually through the I<sup>2</sup>C/SMBus interface. Additionally, the transition rate between the nominal output voltage and either margin limit can be configured through the I<sup>2</sup>C/SMBus interface. Please refer to Application Note AN2013 for detailed instructions on modifying the margining configurations.

## 6.8 I<sup>2</sup>C/SMBus Communications

The ZL2005P provides an I<sup>2</sup>C/SMBus digital interface that enables the user to configure all aspects of the device operation as well as monitor the input and output parameters. The ZL2005P can be used with any standard 2-wire I<sup>2</sup>C host device. In addition, the device is compatible with SMBus version 2.0 and includes an SALRT line to help mitigate bandwidth limitations related to continuous fault monitoring. The ZL2005P accepts most standard PMBus commands.

## 6.9 I<sup>2</sup>C/SMBus Device Address Selection

When communicating with multiple ZL2005Ps using the I<sup>2</sup>C/SMBus serial interface, each device must have its own unique address so the host can distinguish between the devices. The device address can be set according to the pin-strap options listed in Table 27 to provide up to eight unique device addresses. Address values are right-justified.

Table 27. Serial Bus Device Address Selection

		SA1		
		LOW	OPEN	HIGH
	LOW	0x20	0x23	0x26
SA0	OPEN	0x21	0x24	0x27
	HIGH	0x22	0x25	Reserved

If additional device addresses are required, a resistor can be connected to the SA0 pin according to Table 28 to provide up to 25 unique device addresses. In this case the SA1 pin should be tied to SGND with a zero ohm resistor

Table 28. SMBus Address Values

SMBus Address	R <sub>SA0</sub>
0x00	10 kΩ
0x01	11 kΩ
0x02	12.1 kΩ
0x03	13.3 kΩ
0x04	14.7 kΩ
0x05	16.2 kΩ
0x06	17.8 kΩ
0x07	19.6 kΩ
0x08	21.5 kΩ
0x09	23.7 kΩ
0x0A	26.1 kΩ
0x0B	28.7 kΩ
0x0C	31.6 kΩ

SMBus Address	R <sub>SA0</sub>
0x0D	34.8 kΩ
0x0E	38.3kΩ
0x0F	42.2 kΩ
0x10	46.4 kΩ
0x11	51.1 kΩ
0x12	56.2 kΩ
0x13	61.9 kΩ
0x14	68.1 kΩ
0x15	75 kΩ
0x16	82.5 kΩ
0x17	90.9 kΩ
0x18	100 kΩ

If more than 25 unique device addresses are required or if other SMBus address values are desired, both the SA0 and SA1 pins can be configured with a resistor to SGND according to the equation (30) and Table 29.

SMBus addr = 25x(SA1 index)+(SA0 index) (30)

Using this method, the user can theoretically configure up to 625 unique SMBus addresses; however, the SMBus is inherently limited to 128 devices so attempting to configure an address higher than 128 will cause the device address to repeat (i.e, attempting to configure a device address of 129 would result in a device address of 1). Therefore, the user should use index values 0-4 on the SA1 pin and the full range of index values on the SA0 pin, which will provide 125 device address combinations.

Table 29. SMBus Address Index Values

SA0 or SA1 Index	R <sub>SA</sub>
0	10 kΩ
1	11 kΩ
2	12.1 kΩ
3	13.3 kΩ
4	14.7 kΩ
5	16.2 kΩ
6	17.8 kΩ
7	19.6 kΩ
8	21.5 kΩ
9	23.7 kΩ
10	26.1 kΩ
11	28.7 kΩ
12	31.6 kΩ

s index values			
SA0 or SA1 Index	R <sub>SA</sub>		
13	34.8 kΩ		
14	38.3 kΩ		
15	42.2 kΩ		
16	46.4 kΩ		
17	51.1 kΩ		
18	56.2 kΩ		
19	61.9 kΩ		
20	68.1 kΩ		
21	75 kΩ		
22	82.5 kΩ		
23	90.9 kΩ		
24	100 kΩ		

## 6.10 Phase Spreading

When multiple point of load converters share a common DC input supply, it is desirable to adjust the clock phase offset of each device such that not all devices start to switch simultaneously. Setting each converter to start its switching cycle at a different point in time can dramatically reduce input capacitance requirements and efficiency losses. Since the peak current drawn from the input supply is effectively spread out over a period of time, the peak current drawn at any given moment is reduced and the power losses proportional to the I<sub>RMS</sub><sup>2</sup> are reduced dramatically.

In order to enable phase spreading, all converters must be synchronized to the same switching clock. The CFG pin is used to set the configuration of the SYNC pin for each device as described in Section 5.7, "Switching Frequency and PLL,".

Selecting the phase offset for the device is accomplished by selecting a device address according to the following equation:

Phase offset = device address x  $45^{\circ}$ 

For example:

A device address of 0x00 or 0x20 would configure no phase offset

A device address of 0x01 or 0x21 would configure 45° of phase offset

A device address of 0x02 or 0x22 would configure 90° of phase offset.

The phase offset of each device may also be set to any value between 0° and 337.5° in 22.5° increments via the I<sup>2</sup>C/SMBus interface. Please refer to Application Note AN2013 for details.

## 6.11 Output Sequencing

A group of ZL2005P devices may be configured to power up in a predetermined sequence. This feature is especially useful when powering advanced processors, FPGAs, and ASICs that require one supply to reach its operating voltage prior to another supply reaching its operating voltage. Multi-device sequencing can be achieved by configuring each device through the I<sup>2</sup>C/SMBus interface or by using Zilker Labs' proprietary Autonomous Sequencing TM mode.

Autonomous sequencing mode configures sequencing using status information broadcast by ZL2005P onto the I<sup>2</sup>C/SMBus pins SCL and SDA. No I<sup>2</sup>C or SMBus host device is involved in this method, but the SCL and SDA pins must be interconnected between all devices that the user wishes to sequence using this method. Note: Pull-up resistors on SCL and SDA are required and should be selected using the criteria in the SMBus 2.0 specification.

The sequence order is determined using each device's I<sup>2</sup>C/SMBus device address. Using autonomous sequencing mode (configured using the CFG pin), the devices must exhibit sequential device addresses with no missing addresses in the chain. This mode will also constrain each device to have a phase offset according to its device address as described in Section 6.10, "Phase Spreading," on page 34.

The group will turn on in order starting with the device with the lowest address and will continue to turn on each device in the address chain until all devices connected have been turned on. When turning off, the device with the highest address will turn off first followed in reverse order by the other devices in the group.

Sequencing is configured by connecting a resistor from the CFG pin to ground as described in Table 30. The CFG pin is used to set the configuration of the SYNC pin as well as to determine the sequencing method and order. Please refer to Switching Frequency and PLL for more details on the operating parameters of the SYNC pin.

Table 30. CFG Pin Configurations for Sequencing

R <sub>CFG</sub>	SYNC Pin Config	Sequencing Configuration
10 kΩ	Input	
11 kΩ	Auto detect	Sequencing is disabled
12.1 kΩ	Output	Sequencing is disabled
13.3 kΩ	Auto detect	
14.7 kΩ	Input	
16.2 kΩ	Auto detect	The ZL2005P is configured as the first device in a nested
17.8 kΩ	Output	sequencing group. Turn-on order is based on the device SMBus address.
19.6 kΩ	Auto detect	
21.5 kΩ	Input	
23.7 kΩ	Auto detect	The ZL2005P is configured as a last device in a nested sequencing
26.1 kΩ	Output	group. Turn-on order is based on the device SMBus address.
28.7 kΩ	Auto detect	
31.6 kΩ	Input	
34.8 kΩ	Auto detect	The ZL2005P is configured as the middle device in a nested sequencing group. Turn-on order is based on the device SMBus
38.3 kΩ	Output	address.
42.2 kΩ	Auto detect	
46.4 kΩ	Input	Sequencing is disabled

Multiple device sequencing may also be achieved by issuing PMBus commands to assign the preceding device in the sequencing chain as well as the device that will follow in the sequencing chain. This method places fewer restrictions on device address (no need of sequential address) and also allows the user to assign any phase offset to any device irrespective of its device address.

Event-based sequencing and fault spreading are broadcast in address groups of up to sixteen ZL2005P devices. An address group consists of all devices whose addresses differ in only the four least significant bits of the address. For example, addresses 20, 25 and 2F are all within the same group. Addresses 1F, 20 and 35 are all in different groups. Devices in the same address group can broadcast power on and power off sequencing and fault spreading events with each other. Devices in different groups cannot.

The Enable pins of all devices in a sequencing group must be tied together and driven high to initiate a sequenced turn-on of the group. Enable must be driven low to initiate a sequenced turnoff of the group.

Please refer to Application Note AN2013 for details on sequencing via the I<sup>2</sup>C/SMBus interface.

## 6.12 Monitoring via I<sup>2</sup>C/SMBus

A system controller can monitor a wide variety of different ZL2005P system parameters through the I<sup>2</sup>C/SMBus interface. The controller can monitor for fault conditions by monitoring the SALRT pin, which will be asserted when any number of pre-configured fault or warning conditions occur. The system controller can also continuously monitor for any number of power conversion parameters including but not limited to the following:

- 1. Input voltage
- 2. Output voltage
- 3. Output current
- 4. Internal junction temperature
- 5. Temperature of an external device
- 6. Switching frequency
- 7. Duty cycle

Please refer to Application Note AN2013 for details on how to monitor specific parameters via the I<sup>2</sup>C/SMBus interface

When using the ZL2005P with other controllers on the same bus, these controllers need to be compliant with

multi master specifications. Please refer to <a href="http://www.i2c-bus.org/multimaster/">http://www.i2c-bus.org/multimaster/</a> for more information.

# 6.13 Temperature Monitoring Using the XTEMP Pin

The ZL2005P supports measurement of an external device temperature using either a thermal diode integrated in a processor, FPGA or ASIC, or using a discrete diode-connected NPN transistor such as a 2N3904 or equivalent. Figure 22 illustrates the typical connections required.




Figure 22. External Temp Monitoring

# 6.14 Non-volatile Memory and Device Security Features


The ZL2005P has internal non-volatile memory where user configurations are stored. Integrated security measures ensure that the user can only restore the device to a level that has been made available to them. During the initialization process, the ZL2005P checks for stored values contained in its internal memory. The ZL2005P offers one internal memory storage unit (two for the ZL2005) called Default Store.


A system designer or a power supply module manufacturer may want to protect the device by preventing the user from being able to modify certain values. In this case, he would use the Default Store and would allow the user to restore the device to its default setting but would restrict the user from restoring the device to the factory setting. Please refer to Application Note AN2013 for details on how to set specific security measures via the I<sup>2</sup>C/SMBus interface.


# **Package Dimensions**

#### L36.6x6C


36 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 0, 4/10







TYPICAL RECOMMENDED LAND PATTERN



- 1. Dimensions are in millimeters. Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
- Unless otherwise specified, tolerance: Decimal ± 0.05
- Dimension applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.



# 8 Ordering Information

PART NUMBER (Notes 1, 2, 3, 4)	PART MARKING	TEMP RANGE (°C)	TAPE & REEL QTY.	PACKAGE (Pb-free)	PKG. DWG. #
ZL2005PALRFT	2005P	-40 to +85	100	36 Ld 6x6 QFN, 0.5mm pitch	L36.6X6C
ZL2005PALRFT1	2005P	-40 to +85	1000	36 Ld 6x6 QFN, 0.5mm pitch	L36.6X6C

#### **NOTES:**

- 1. Please refer to TB347 for details on reel specifications.
- These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus
  anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil
  Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), please see device information page for <u>ZL2005P</u>. For more information on MSL please see tech brief <u>TB363</u>.
- 4. The "R" in the part number denotes firmware revision.

### **Related Documentation**

The following application support documents and tools are available to help simplify your design.

Item	Description
ZL2005PEVK4	Evaluation Kit: DC-DC Converter with Power Management
<u>AN2010</u>	Application Note: ZL2005 and ZL2105 Thermal and Layout Guidelines
<u>AN2011</u>	Application Note: ZL2005 Component Selection Guide
<u>AN2013</u>	Application Note: PMBus Command Set
<u>AN2015</u>	Application Note: ZL2005 Current Protection and Measurement
<u>AN2016</u>	Application Note: ZL2005 Digital Control Loop Compensation
AN2028	Application Note: Loading Configuration Files in a Manufacturing Environment
AN2022	Application Note: Autonomous Sequencing Technology
AN2023	Application Note: Voltage Tracking with the ZL2005

## **Revision History**

Revision Number	Description	Date
1.0	Initial Release	October 8, 2007
1.1	Updated Ordering Information	August 12, 2008
FN6849.0	Assigned file number FN6849 to datasheet as this will be the first release with an Intersil file number. Replaced header and footer with Intersil header and footer. Updated disclaimer information to read "Intersil and it's subsidiaries including Zilker Labs, Inc." No changes to datasheet content.	February 18, 2009
FN6849.0	Stamped datasheet "Not Recommended For New Designs Recommended Replacement Part ZL2006". No file rev, no date change, no changes to datasheet content.	August 5, 2009

Revision Number	Description	Date
FN6849.1	1. Electrical Chracteristics, Table 1:	November 11, 2009
	a. Added "ISENA" to "Analog input voltages" with value of -3 to	
	6.5 and removed it's stand-alone row with value of -1.5 to +30.	
	b. Removed 120mA row for "MOSFET drive reference"	
	and"Logic reference".	
	2. Electrical Specifications, Table 3:	
	a. Changed "Logic input bias current" to ""Logic input leakage current" with condition of "Push-pull logic" with Min of -250nA and Max of 250nA.	
	b. Added Note 5 of "Limits established by charcterization and	
	not production tested" and callouts to the following parameters:	
	"Soft start delay duration range", "Soft start ramp duration	
	range", "Logic input leakage current", "Minimum SYNC pulse	
	width", "High-side driver peak gate drive current (pull down)",	
	"High-side driver pull-up resistance", "High-side driver pull-	
	down resistance", "Low-side driver peak gate drive current (pull-	
	up)", "Low-side driver peak gate drive current (pull-down)",	
	"Low-side driver pull-up resistance", "Low-side driver pull-	
	down resistance", "Switching timing - GH and GL rise and fall",	
	"Power good delay range", "VSEN undervoltage (and	
	overvolatge) threshold" with condition of "Configurable via I2C/	
	SMBus", "VSEN undervoltage/overvoltage fault response	
	time" with condition of "Configurable via I2C/SMBus", "Current	
	limit protection delay" with condition of "Configurable via I2C/	
	SMBus", "Thermal protection threshold" with condition of	
	"Configurable via I2C/SMBus".	
	3. Updated Ordering info to note R as the firmware revision	
	4. Updated Related documentation item numbers.	
	1. Updated Stamp on datasheet to read "Not Recommended For New Designs Recommended Replacement Part ZL6100".	November 12, 2009
FN6849.2	Page 5, Table 3, last row in the table "VTRK tracking threshold", added a reference to Note 5.	August 12, 2010

Page 40 of 41

Revision Number	Description	Date
FN6849.3	Updated Caution statement in Table 1 on page 3 per legal's new verbiage.	December 14, 2011
	Updated $\Theta_{JA}$ and $\Theta_{JC}$ notes in Table 2 on page 4 to packaging's standard notes.	
	Added standard over temp note to Min Max column of Table 3 on page 4 "Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design."	
	Added standard "Boldface limits apply" verbiage to common conditions of Table 3. Bolded applicable specs.	
	Corrected Figure 3 on page 9 to new POLA resistor value.	
	Corrected wording of "POLA/DOSA Trim Method" on page 15 to page 16.	
	Changed Table 8 on page 16 and Table 9 on page 16 to reflect new POLA/DOSA values.	
	Replaced Zilker package outline drawing on page 38 with Intersil equivalent (L36.6x6C). Changes as follows:	
	-Lead length in bottom view changed from 0.6±0.05 to 0.6±0.1	
	-Added land pattern	
	-Removed the following notes:	
	6. MAXIMUM PACKAGE WARPAGE IS 0.05 mm.	
	7. MAXIMUM ALLOWABLE BURRS IS 0.076 mm IN ALL DIRECTIONS.	
	8. PIN #1 ID ON TOP WILL BE LASER MARKED.	
	9. BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE	
	TERMINALS.	
	-Changed the JEDEC outline from MO-220 to MO-220VJJD.	
	Updated "Ordering Information" on page 39 from spider chart to Intersil standard table, which includes lead finish note, MSL	
	note, tape and reel note and Intersil package outline drawing	
	number.	
	Updated sales disclaimer on last page to Intersil's verbiage	

© Copyright Intersil Americas LLC 2009-2011. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see <a href="https://www.intersil.com/en/products.html">www.intersil.com/en/products.html</a>

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <a href="https://www.intersil.com/en/support/qualandreliability.html">www.intersil.com/en/support/qualandreliability.html</a>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see <a href="https://www.intersil.com">www.intersil.com</a>

