

## Description

The ZWIR4532 is a programmable low-power secure IPv6 communication module for Internet-of-things (IOT) device networks. Sensors and devices can operate autonomously or connect to local or global IPv6 networks using the ZWIR4532. The ZWIR4532 serves as a universal secure radio communication module for applications with low-bandwidth requirements.

The module incorporates an ultra-low-power ARM® Cortex™-M0+ 32-bit microcontroller that runs the network stack. In addition, the user application can run on the microcontroller. This helps minimize the size, complexity, and overall BOM. A rich set of digital and analog peripherals is available for interfacing with external application components. Approximately 128kB of flash and 4kB of RAM are available for user applications.

IDT offers the SensorShare™ user programmable royalty-free 6LoWPAN network stack with mesh routing capability for the ZWIR4532. 6LoWPAN is an Internet Engineering Task Force (IETF) standard for wireless low-power IPv6-based sensor and device networks.

Secure communication is provided by a standard-compliant implementation of the Internet Protocol Security (IPSec) protocol suite.


## Typical Applications

- Industrial automation
- Home and building automation
- Health monitoring
- Telemetry

## Features

- License-free 868/915 MHz frequency bands
  - 4 channels in EU frequency band (865.3 to 868.3 MHz)
  - 10 channels in US frequency band (906 to 924 MHz)
  - BPSK or O-QPSK modulation selectable
    - BPSK with 20kBps EU and 40kBps US
- ARM® Cortex™-M0+ 32-bit ultra-low-power microcontroller
  - 192kB flash and 20kB RAM
  - 6 Kbyte EEPROM
  - 5 UART interfaces
  - 1 SPI interface
  - 3 I2C interfaces
  - 10 pulse-width-modulation (PWM) outputs
  - 12-bit ADC with 10 input channels
  - 2 analog comparators
  - 31 general purpose I/O (GPIO) pins
- Network Stack
  - UDP/IPv6 communication
  - Mesh networking with hundreds of nodes
  - Self-healing defective routes
  - Over-the-Air update (OTAU) capable
  - Network layer security
- Ultra-low power Stop Mode: < 1µA with full RAM retention
- Supply voltage: 1.8V to 3.3V
- -40°C to +85°C ambient operating temperature
- 15.6 × 12 mm 43-LGA package

## Block Diagram



---

## Contents

1. Pin Assignments.....	3
2. Pin Descriptions.....	4
3. Absolute Maximum Ratings.....	7
4. Recommended Operating Conditions .....	8
5. Functional Overview .....	9
5.1 Low Power Modes .....	10
5.2 Device Programming and Debugging.....	10
6. Package Outline Drawing .....	10
7. Soldering Information .....	11
8. Certification.....	12
8.1 European RED Statement.....	12
8.2 Federal Communication Commission Certification Statements.....	12
8.2.1 Statements .....	12
8.2.2 Requirements .....	12
8.2.3 Supported Antennas.....	13
9. Ordering Information.....	13
10. Revision History.....	14

## List of Figures


Figure 1. Pin Assignments for 15.6mm × 12.0mm 43-LGA Package – Top View.....	3
Figure 2. Serial-Wire Debug Connection with Standard ARM Connectors.....	10
Figure 3. Recommended Temperature Profile for Reflow Soldering (according to J-STD-020D) .....	11
Figure 4. FCC Compliance Statement to be Printed on Equipment Incorporating ZWIR4532 Devices.....	13

## List of Tables

Table 1. Pin Descriptions.....	4
Table 2. Module Pins Peripheral Function Mapping .....	6
Table 3. Absolute Maximum Ratings .....	7
Table 4. Recommended Operating Conditions .....	8
Table 5. Soldering Profile Parameters (according to J-STD-020D).....	11

## 1. Pin Assignments

**Figure 1. Pin Assignments for 15.6mm × 12.0mm 43-LGA Package – Top View**



## 2. Pin Descriptions

**Table 1. Pin Descriptions**

Pin Number	Name	Type	5V	Description
1	VDDA	Supply		Analog supply voltage.
2	C13	GPIO	Y	RTC Tamper, TRC Timestamp, RTC Output, Wakeup 2.
3	C14	GPIO	Y	OSC32 In.
4	C15	GPIO	N	OSC32 Out.
5	A2	GPIO	Y	Timer21 Ch1, Timer2 Ch3, USRT2 TX, LPUART1 TX, COMP2 Output, COMP2 INM, ADC Ch2.
6	A1	GPIO	Y	Event Out, Timer2 Ch2, USART2 RTS/DE, TIM21 ETR, USART4 RX, COMP1 Input, ADC Ch1.
7	A0	GPIO	N	Timer 2 Ch1, Timer 2 ETR, USART2 CTS, USART4 TX, COMP1 OUT, COMP1 INM, ADC Ch 0, RTC Tamper 2, Wakeup 1.
8	RST	I/O	N	Device reset, active low.
9	GND	Ground		
10	A10	GPIO	Y <sup>[a]</sup>	USART1 RX, I2C1 SDA.
11	A9	GPIO	Y <sup>[a]</sup>	MCO, USART1 TX, I2C1 SCL, I2C3 SMBA.
12	VDD	Supply		
13	BSEL	I	N	
14	A3	GPIO	Y	Timer21 Ch2, Timer2 Ch4, USART2 RX, LPUART1 RX, COMP2 INP, ADC Ch3.
15	A4	GPIO	N	SPI1 NSS, USART2 CK, Timer22 ETR, COMP1 INM, COMP2 INM, ADC Ch4.
16	A5	GPIO	N	SPI1 SCK, Timer2 ETR, Timer2 Ch1, COMP1 INM, COMP2 INM, ADC Ch5.
17	A13 <sup>[b]</sup>	GPIO	Y	SWDIO, LPUART1 RX.
18	A14 <sup>[b]</sup>	GPIO	Y	SWCLK, USART2 TX, LPUART1 TX.
19	B5	GPIO	Y	SPI1 MOSI, LPTimer1 In1, I2C1 SMBA, Timer3 Ch2, Timer22 Ch2, USART1 CK, USART5 CK, USART5 RTS/DE, Comp2 INP.
20	VREF+	Supply		
21	PA-	O		Differential power amplifier control output, internally tied to ground if not used. Leave unconnected if not used.
22	PA+	O		
23	GND	Ground		
24	ANT	Antenna		Antenna pin.
25	GND	Ground		
26	DIG1	O		Unused in application – leave unconnected.
27	B14	GPIO	Y <sup>[a]</sup>	SPI2 MISO, I2S2 MCK, RTC Out, LPUART1 RTS/DE, I2C2 SDA, Timer21 Ch2.
28	A15	GPIO	Y	SPI1 NSS, Timer2 ETR, Event Out, USART2 RX, Timer2 Ch1, USART4 RTS/DE.
29	A12	GPIO	Y	SPI1 MOSI, Event Out, USART1 RTS/DE, COMP2 Out.
30	A11	GPIO	Y	SPI1 MISO, Event Out, USART1 CTS, COMP1 Out.

Pin Number	Name	Type	5V	Description
31	B9	GPIO	Y <sup>[a]</sup>	Event Out, I2C1 SDA, SPI2 NSS, I2S2 WS.
32	B8	GPIO	Y <sup>[a]</sup>	I2C1 SCL.
33	A6	GPIO	Y	SPI1 MISO, Timer3 Ch1, LPUART1 CTS, Timer22 Ch1, Event Out, COMP1 Out, ADC Ch6.
34	A7	GPIO	Y	SPI1 MOSI, Timer3 Ch2, Timer22 Ch2, Event Out, COMP2 Out, ADC Ch7.
35	B2	GPIO	Y	LPTimer 1 Out, I2C3 SMBA.
36	B10	GPIO	Y	Timer 2 Ch3, LPUART1 TX, SPI2 SCK, I2C2 SCL, LPUART1 RX.
37	B0	GPIO	Y	Event Out, Timer3 Ch3, ADC Ch8, VREF Out.
38	B1	GPIO	Y	Timer3 Ch4, LPART1 RTS/DE, ADC Ch9, VREF Out.
39	A8	GPIO	Y <sup>[a]</sup>	MCO, Event Out, USART1 CK, I2C3 SCL.
40	B3	GPIO	Y	SPI1 SCK, Timer2 Ch2, Event Out, USART2 RTS/DE, USART5 TX, COMP2 INM.
41	B4	GPIO	Y <sup>[a]</sup>	SPI1 MISO, Timer3 Ch1, Timer22 Ch1, USART1 CTS, USART5 RX, I2C3 SDA, COMP2 INP.
42	B6	GPIO	Y <sup>[a]</sup>	USART1 TX, I2C1 SCL, LPTimer1 ETR, COMP2 INP.
43	B7	GPIO	Y <sup>[a]</sup>	USART1 RX, I2C1 SDA, LPTimer1 In2, USART4 CTS, COMP2 INP, VREF PVD In.

[a] This pin has support for I2C Fast-Mode Plus support. Refer to the datasheet for the STM32L071xZ for more detailed information.

[b] Pins A13 and A14 are configured as Serial Wire Debug pins SWDIO and SWCLK on startup.

**Table 2. Module Pins Peripheral Function Mapping**

MCU Port		Port A															Port B																		
MCU Port Pin		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	0	1	2	3	4	5	6	7	8	9	10	14						
Module Pin		7	6	5	14	15	16	33	34	39	11	10	30	29	17	18	28	37	38	35	40	41	19	42	43	32	31	36	27						
USART1	TX									4																0									
	RX										4															0									
	RTS											4										5													
	CTS											4										5													
	CK											4											5												
USART2	TX			4													4																		
	RX				4													4																	
	RTS		4																																
	CTS	4																																	
	CK			4																															
USART4	TX	6																																	
	RX		6																																
	RTS																		6																
	CTS																											6							
USART5	TX																																		
	RX																																		
	CK																																		
	LPUART1		6																6																
SPI1	TX			6															6																
	RX			6																															
	RTS																																		
	CTS					4																													
I2C1	SCL																6											1	4						
	SDA																	6										1	4						
I2C2	SCL																													6					
	SDA																														5				
I2C3	SCL																7																		
	SDA																													7					
TIM2	Ch1	2															5																		
	Ch2		2																																
	Ch3			2																															
	Ch4				2																														
	ETR	5															2																		
TIM3	Ch1																2											2							
	Ch2																	2											4						
	Ch3																																		
	Ch4																											2							
TIM21	Ch1																0																		
	Ch2																	0																	
	ETR	5																																	
TIM22	Ch1																5																		
	Ch2																	5																	
	ETR																5																		
LPTIM1	IN1																												2						
	IN2																												2						
	OUT																												2						
	ETR																																		
COMP1	IN	M	P		P*	M	M																					P*	P*	P*	P*				
	OUT	7																7																	
COMP2	IN			M	P	M	M																					M	P	P	P	P			
	OUT			7														7																	
ADC_IN		0	1	2	3	4	5	6	7																		8	9							
EVENTOUT		0																6	6	3	2	2	3	0	4										
MCO_OUT																		0	0																
SWD	IO																																		
	CLK																											0							

### 3. Absolute Maximum Ratings

The absolute maximum ratings are stress ratings only. Stresses greater than those listed below can cause permanent damage to the device. Functional operation of the ZWIR4532 at absolute maximum ratings is not implied. Exposure to absolute maximum rating conditions might affect device reliability.

**Table 3. Absolute Maximum Ratings**

Symbol	Parameter	Minimum	Maximum	Units
$T_s$	Storage temperature	-50	150	°C
$V_{ESD}$	ESD – Human Body Model	–	2000	V
	ESD – Charged Device Model	–	500	V
$V_{DD} - V_{SS}$	External supply voltage	-0.3	3.6	V
$V_{IN}$	Voltage on 5V tolerant input pin	$V_{SS} - 0.3$	$V_{DD} + 4.0$	V
	Voltage on BSEL	$V_{SS}$	$V_{DD} + 4.0$	V
	Voltage on any other input pin	$V_{SS} - 0.3$	4	V
$ V_{DDA} - V_{DD} $	Variation allowed between $V_{DDA}$ and $V_{DD}$	–	300	mV
$V_{REF+} - V_{DDA}$	Maximum voltage difference if $V_{REF+} > V_{DDA}$	–	400	mV
$I_{VDD}$	Maximum total current consumption	–	140	mA
$I_{GPIO}$	Output current sunk by any I/O or control pin without 5V Fast-Mode Plus support	–	16	mA
	Output current sunk by any I/O pin with 5V Fast-Mode Plus support	–	22	mA
	Output current that is sourced by any control or I/O pin	–	-16	mA
$\sum I_{GPIO}$	The sum of all output current that is sunk by all control pins and I/O pins, except PA11 and PA12.	–	90	mA
	Sum of the output current that is sunk by the A11 and A12 pins	–	25	mA
	Sum of the output current that is sourced by all control and I/O pins	–	-90	mA
$I_{INJ}$	Injected current on any 5V tolerant GPIO pin, BSEL and RST	–	-5 / +0	mA
	Injected current on any non 5V tolerant GPIO pin	–	±5	mA
$\sum I_{INJ}$	Sum of the injected current for all control and I/O pins	–	±25	mA

## 4. Recommended Operating Conditions

**Table 4. Recommended Operating Conditions**

Parameter	Symbol	Minimum	Typical	Maximum	Units
<b>Electrical Characteristics</b>					
Main supply voltage – ADC used	$V_{DD}$	1.8		3.6	V
Digital I/O high level input voltage	$V_{IH}$	$0.7V_{DD}$			V
Digital I/O low level input voltage	$V_{IL}$			$0.3V_{DD}$	V
Digital I/O high level output voltage	$V_{OH}$	$V_{DD} - 0.4$			V
Digital I/O low level output voltage	$V_{OL}$			0.4	V
<b>MCU Clock Characteristics</b>					
MCU core clock frequency <sup>[a]</sup>	$f_{AHB}$	8		32	MHz
MCU core clock frequency accuracy range	$\Delta f_{AHB}$	-2		2.5	%
MCU peripheral bus 1 clock frequency <sup>[b]</sup>	$f_{APB1}$		4		MHz
MCU peripheral bus 2 clock frequency <sup>[b]</sup>	$f_{APB2}$		8		MHz
<b>RF Parameters</b>					
Frequency range	$f_{RF}$	865		928	MHz
Output power		-11			dBm
Output power tolerance		-3		+3	dB
Receiver sensitivity	BPSK, EU Mode			-110	dBm
	BPSK, US Mode			-108	dBm
	QPSK, EU Mode			-101	dBm
	QPSK, US Mode			-101	dBm
Gross data rate	BPSK, EU Mode			20	kBit/s
	BPSK, US Mode			40	kBit/s
	QPSK, EU Mode			100	kBit/s
	QPSK, US Mode			250	kBit/s
Channel spacing	EU Mode			1	MHz
	US Mode			2	MHz
Number of channels	EU Mode <sup>[c]</sup>			1 (+3)	
	US Mode			10	
Input/output impedance			50		$\Omega$
Frequency offset		-10		+10	kHz

[a] The  $f_{CORE}$  clock can be configured to be 8, 16, or 32 MHz. After reset, the clock is set to 8MHz.

[b]  $f_{APB1}$  and  $f_{APB2}$  are derived from  $f_{AHB}$ . Therefore, the same tolerances apply to these clocks.

[c] The IEEE802.15.4 standard defines only 1 channel for EU Mode, but extension channels are available in almost all EU countries.

## 5. Functional Overview

The ZWIR4532 is a programmable wireless IPv6 communication module that can host the user application. This removes the need for an external application processor, consequently minimizing space requirements, BOM cost, and the potential for communication errors. Applications benefit from the mesh networking functionality, which allows covering large areas with a single network, even if the communicating nodes have no direct radio link. The mesh network stack takes care of routing packets through the network transparently for the application. Routing failures are detected and repaired automatically; thus a failing node will not impair the overall network.

ZWIR4532 modules communicate using the User Datagram Protocol (UDP) over IPv6 (Internet Protocol version 6). They are interoperable with ZWIR45xx based networks. ZWIR45xx networks operate autonomously or integrate with nearly any existing computer network or the Internet. If integrated in an existing network, ZWIR45xx based devices are accessible in the same way as any other IPv6 networking device. As opposed to many competing solutions, gateway devices connecting ZWIR45xx networks are application-independent and do not limit the network functionality to a certain scope.

IDT provides a C-based Application Programming Interface (API) which is linked with the user application. In addition to standard networking, different supplemental and advanced functionalities are provided using a modular approach. This allows tailoring the network stack to the application's requirements. The list of features below summarizes the functionalities provided by IDT's network stack components.

- UDP/IPv6 network layer
  - Packet-oriented communication with an arbitrary number of communication partners
  - Support for multicast communication (communication targeted for more than one receiver)
  - Event-based reception – incoming packets are handled in dedicated user-defined callbacks
- Highly configurable mesh-layer
  - Allows hundreds of nodes per network
  - Works out of the box for simple networks; allows tailoring for complex networks
- IPSec based security
  - Authentication and encryption
  - Allows real end-to-end secure communication (ZWIR-to-ZWIR, ZWIR-to-LAN, or ZWIR-to-Internet<sup>†</sup>)
  - Same technology as typically used in Virtual Private Networks (VPNs)
- Over-the-Air updates
  - Updates enabled simply by linking the OTAU library into the application
  - Host library provided for easy update transmission from user applications
  - Standalone graphical frontend for update transmission provided
- Network monitoring and administration protocol
  - IDT protocol to analyze network topology and query device parameters and status
  - Extended version allowing remote configuration of devices
- Hardware abstraction libraries
  - Different libraries providing high-level interfaces for the microcontroller (MCU) hardware components

The prime design goal of the API has been ease of use. Detailed documentation of all network stack features can be found in the ZWIR45xx *Programming Guide* and the accompanying application notes.

The application firmware is executed on an ARM Cortex-M0+ 32 bit MCU. Applications have full access to the rich set of peripherals provided by this microcontroller. The list below summarizes the MCU features. Table 2 provides a detailed mapping of peripherals to GPIO pins.

- Internal RC or external crystal clock with up to 32MHz frequency
- 192kB of flash and 20kB of RAM memory – approximately 128kB flash and 4kB RAM available for user applications
- Communication interfaces: 4x U(S)ART, 1x UART, 1x SPI, 3x I2C
- 4 timers with up to 12 PWM inputs/outputs

- 12-bit ADC (10 channels accessible), 2 comparators
- RTC and watchdog timer
- 7-channel DMA controller

## 5.1 Low Power Modes

The network stack provided for ZWIR4532 modules is designed to consume minimal power, even in Active Mode. If the module is idle in the active operating mode, the MCU enters a low power mode to minimize its current consumption. All peripherals and the transceiver remain active and wake up the MCU from Sleep Mode as soon as an event occurs that needs to be serviced. Power consumption in Active Mode can be optimized further by adapting the clock frequency to the application needs.


For battery-operated devices, the ultra-low-power Suspend Mode is provided. In this mode, the transceiver and most of the MCUs peripherals are turned off. The MCU core resides in the ARM Corex-M0 Stop Mode. The total power consumption is lowered to less than 1 $\mu$ A while all RAM contents and the application state are retained. Wake-up from Suspend Mode is possible through external GPIOs or the internal real-time clock.

## 5.2 Device Programming and Debugging


In-system programming and debugging are supported through ARM's Serial Wire Debug (SWD) interface. SWD is a two-wire interface designed as an alternative to the 4-wire JTAG interface. Figure 2 shows how SWD is connected to the ARM standard connectors. These connectors are supported by a wide variety of debug adaptors. Alternatively the microcontroller can be programmed using its embedded serial boot loader, which allows programming through the UART or SPI. However, no debugging functionality is available through this interface.

**Figure 2. Serial-Wire Debug Connection with Standard ARM Connectors**

A) 20 Pin ARM Header



B) 10 Pin Cortex Debug Connector



## 6. Package Outline Drawing

The package outline drawings are appended at the end of this document and are accessible from the link below. The package information is the most current data available.

[www.idt.com/document/psc/zwir4532-package-outline-drawing-120-x-156-x-215-mm-body08mm-pitch-mod0](http://www.idt.com/document/psc/zwir4532-package-outline-drawing-120-x-156-x-215-mm-body08mm-pitch-mod0)

## 7. Soldering Information


To ensure that soldered connections do not break during the reflow soldering process of the application printed circuit board (PCB), the soldering profile described in Table 5 and Figure 3 must be maintained. This profile is aligned with the profile defined in the IPC/JEDEC standard J-STD-020D.

**Table 5. Soldering Profile Parameters (according to J-STD-020D)**

Profile Feature	Symbol	Minimum	Maximum	Units
Time 25°C to $T_P$	$t_H$		8	min
Peak package body temperature	$T_P$		260	°C
<b>Preheat / Soak</b>				
Soak temperature	$T_S$	100	150	°C
Soak time	$t_S$	60	120	s
<b>Ramp-up</b>				
Ramp-up rate <sup>[a]</sup>	$T_L$ to $T_P$		3	°C/s
Time maintained above $T_L$	$t_L$		150	s
Time within 5°C of $T_P$	$t_P$		30	s
<b>Ramp-down</b>				
Ramp-down rate	$T_P$ to $T_L$		6	°C/s

[a]  $T_L$  is the smelting point of the solder paste.

**Figure 3. Recommended Temperature Profile for Reflow Soldering (according to J-STD-020D)**



## 8. Certification

### 8.1 European RED Statement

The ZWIR4532 module has been tested and found to comply with the Radio Equipment Directive (RED) and is the subject of a notified body opinion. The module has been approved for antennas with gains of 4 dBi or less. If the module should be used with antennas with higher gain, the modular approval is void and the end product must be fully certified.

**Important Notice:** End products targeted for geographic regions that are covered by the RED must ensure that a transmission duty cycle of less than 1% is maintained during normal operation. The duty cycle observation period is one hour. That means the cumulated transmission time of all transmissions during normal operation must not exceed 36 seconds when observed over one hour. IDT's network stack provides duty-cycle monitoring and alarm mechanisms to support software developers in meeting the duty-cycle requirements. For detailed information, refer to the *ZWIR45xx Programming Guide*.

### 8.2 Federal Communication Commission Certification Statements

#### 8.2.1 Statements

This equipment has been tested and found to comply with the limits for a **Class B Digital Device**, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, might cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from where the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device must not cause harmful interference, and (2) this device must accept any interference received, including interference that might cause undesired operation.

Modifications not expressly approved by IDT could void the user's authority to operate the equipment.

The internal/external antennas used for this mobile transmitter must provide a separation distance of at least 20cm from all persons and must not be co-located or operating in conjunction with any other antenna or transmitter.

#### 8.2.2 Requirements

The ZWIR4532 complies with Part 15 of the FCC rules and regulations. In order to retain compliance with the FCC certification requirements, the following conditions must be met:

1. Modules must be installed by original equipment manufacturers (OEM) only.
2. The module must only be operated with antennas adhering to the requirements defined in section 8.2.3
3. The OEM must place a clearly visible text label on the outside of the end-product containing the text shown in Figure 4.

---

**IMPORTANT:** The compliance statement as shown in Figure 4 must be used without modifications for the ZWIR4532 product.

**Figure 4. FCC Compliance Statement to be Printed on Equipment Incorporating ZWIR4532 Devices**

---

Contains FCC ID: COR-ZWIR4532

---

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

---

### 8.2.3 Supported Antennas


The FCC compliance testing of the ZWIR4532 has been carried out using the MEXE902RPSM antenna from PCTEL, Inc. This antenna has an omnidirectional radiation pattern at an antenna gain of 2dBi. In order to be allowed to use the module without re-certification, the product incorporating the ZWIR4532 module must either use the antenna identified above or must use an antenna with an omnidirectional radiation pattern and a gain being less than or equal to 2dBi.

## 9. Ordering Information

Orderable Part Number	Description and Package	Carrier Type	Temperature
ZWIR4532-U	6LoWPAN wireless radio module, unprogrammed, 15.6 × 12 × 2.5 mm 43-LGA	Cut Tape	-40°C to +85°C


## 10. Revision History

Revision Date	Description of Change
June 5, 2019	<ul style="list-style-type: none"><li>▪ Updated drawings</li><li>▪ Removed unsupported part number ZWIR4532-S001</li><li>▪ Corrected carrier type for ZWIR4532-U</li><li>▪ Minor edits for pin names.</li><li>▪ Minor edits for Table 3.</li></ul>
August 30, 2018	Initial release.



TOP VIEW


SIDE VIEW



BOTTOM VIEW

(SAME DIMENSION FOR ALL PINS)

NOTE: ALL DIMENSIONS AND ANGLES IN MM.



LAND PATTERN DIMENSION

## NOTE:

1. ALL DIMENSIONS AND ANGLES IN MM.

Package Revision History		
Date Created	Rev No.	Description
July 13, 2018	Rev 00	Initial Release

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit [www.renesas.com/contact-us/](http://www.renesas.com/contact-us/).