

# Errata SLG46585 Errata CE-GP-002

## **Abstract**

This document contains the known errata for SLG46585 and the recommended workarounds.



#### 1 Information

Packages	29-pin MSTQFN: 3 mm x 3 mm x 0.55 mm, 0.4 mm pitch
----------	--

# 2 Errata Summary

#### **Table 1: Errata Summary**

Issue #	Issue Title	
1	FILTER Cell does not Filter Out Repetitive Glitches	
2	Incorrect I2C Reads of the 8-bit Counter Registers	
3	Inaccurate Data Transfer between the RTC's Shadow Buffer and the RTC's Counter Registers	
4	Invalid I2C Data Return for Initial "Current Address Read" or "Sequential Read" after an I2C Write	
5	DC_VOUT Glitch during Powerup if DC/DC ON/OFF is Enabled when the Maximum DC_VOUT to DC_VIN Duty Cycle Ratio is Exceeded. Applies only to DC_VOUT Selections 2.5 V, 3.0 V, and 3.3 V	
6	ACMP Additional IN- Leakage Current	
7	Input Glitch Pattern Combination into DLYs Fails to Trigger Auto Power On of 25 kHz or 2 MHz OSC	
8	OSC Long Start-Up Time	
9	Long 2 MHz OSC Settling Time	

#### 3 Errata Details

# 3.1 FILTER Cell does not Filter Out Repetitive Glitches


#### 3.1.1 **Effect**

Filter

#### 3.1.2 Technical Description


If the FILTER cell's input signal contains multiple consecutive pulses within short time intervals, the FILTER cell may not filter the input pulses as expected. The errant behavior applies only to repeated input pulses and depends on both their frequency and duty cycle.





Channel 1 (yellow/top line) – PIN#4 (IN). Channel 2 (light blue/2nd line) – PIN#10 (OUT). Channel 3 (magenta /3rd line) – PIN#12 (DFF).

1. Period is 60 ns. Pulse width is 10 ns, DC = 16.7 % (correct functionality).





2. Period is 60 ns. Pulse width is 20 ns, DC = 33.3 % (incorrect functionality).



3. Period is 60 ns. Pulse width is 30 ns, DC = 50 % (incorrect functionality).





4. Period is 60 ns. Pulse width is 40 ns, DC = 66.67 % (correct functionality).



#### 3.1.3 Workaround

Currently, there is no workaround for this issue. The FILTER block correctly filters isolated glitches, but it shouldn't be used to filter repetitive, high frequency input signals.

#### 3.2 Incorrect I<sup>2</sup>C Reads of the 8-bit Counter Registers

#### 3.2.1 **Effect**

CNT2/DLY2 and CNT4/DLY4

#### 3.2.2 Technical Description

Asynchronous interaction between the CNT/DLY clock input and the I<sup>2</sup>C latch signal (generated by an I<sup>2</sup>C read command of the CNT/DLY block's count value) can result in an incorrect I<sup>2</sup>C data read. The CNT/DLY block will count accurately, but the count value transferred into the block's I2C read register might be loaded incompletely if the I<sup>2</sup>C latch signal and the clock input occur at about the same time.

The example data capture below shows ten periodic I<sup>2</sup>C reads of CNT2/DLY2 configured to count down at about 16 clocks per read. The sixth read sample erroneously shows a value greater than that of the fifth. The seventh sample reads as if the previous I<sup>2</sup>C error never occurred - the difference from the fifth sample (176) to the seventh (143) is 33 clocks or 16 clocks + 17 clocks as expected.


Channel 1 (yellow/top line) - PIN#2 (CNT2/DLY2 Out).

Channel 2 (light blue/2nd line) – PIN#1 (I<sup>2</sup>C Read Triggers).

Channel 3 (magenta /3rd line) – PIN#8 (I<sup>2</sup>C SCL).

Channel 3 (dark blue /4th line) - PIN#9 (I2C SDA).





#### 3.2.3 Workaround

If the possibility of incorrect I<sup>2</sup>C data reads can't be accommodated for by external software checks, one can guarantee proper operation by stopping the CNT/DLY block's clock during I<sup>2</sup>C reads through one of the following methods: by disabling the oscillator block, by reconfiguring the CNT/DLY block's clock source, or by gating an external clock using a LUT (Look-up Table) in the signal matrix. After disabling the CNT/DLY block's clock, the count registers can be read without error. Please note that this workaround will add the I<sup>2</sup>C read and processing time to the counter's overall clock period.

The best workaround depends on the resource constraints of the application. If the oscillator block doesn't clock other logic elements within the design, a matrix output can be used to manually power down the oscillators for the I<sup>2</sup>C read. When the CNT/DLY block's clock source is routed internally from the oscillator block, I<sup>2</sup>C commands can temporarily reconfigure the CNT/DLY block's clock source registers to select "Ext. CLK. (From Matrix)." This action will disable the clock by connecting it to ground. If the CNT/DLY block is clocked from the signal matrix, a LUT can be used to gate the clock during an I<sup>2</sup>C read.

# 3.3 Inaccurate Data Transfer between the RTC's Shadow Buffer and the RTC's Counter Registers

#### 3.3.1 **Effect**

RTC

#### 3.3.2 Technical Description

The SLG46580's I<sup>2</sup>C feature uses an internal shadow buffer to read from and write to the RTC's count registers. The data transfer between the count registers and the shadow buffer can be triggered through either the RTC block's Sync input or I<sup>2</sup>C.

Issue 2 describes an issue related to asynchronously clocking and latching data for I<sup>2</sup>C reading in various CNT/DLY blocks. Similar behavior affects the RTC block. When triggered by an I<sup>2</sup>C read, the data transfer from the counter registers to the shadow buffer should return the correct data, but when the I<sup>2</sup>C block triggers a data write to the counter registers or when the Sync input triggers the data transfer, a simultaneous rising edge on the Clock input might corrupt the data transfer.



#### 3.3.3 Workaround

As described in Issue 2, one can guarantee proper operation with I<sup>2</sup>C by disabling the clock of the RTC block during I<sup>2</sup>C reads and writes. This can be done by disabling the oscillator clocking the RTC or by gating the matrix clock using a LUT.

Alternatively, if the Sync input is used, one can synchronize the Clock and Sync inputs using a DFF as shown below. This method requires the RTC's Sync input to have an active high pulse width that exceeds 1.5 times the period of the Clock input.



# 3.4 Invalid I<sup>2</sup>C Data Return for Initial "Current Address Read" or "Sequential Read" after an I<sup>2</sup>C Write

#### 3.4.1 **Effect**

I<sup>2</sup>C


#### 3.4.2 Technical Description

The first "Current Address Read" or "Sequential Read" command following an I<sup>2</sup>C "Byte Write" or a "Sequential Write" command will produce incorrect data. Additional read commands will return the expected data. See the waveform below for more information.

Channel 1 (yellow/top line) – PIN#8 (SCL). Channel 2 (light blue/2nd line) – PIN#9 (SDA).

Channel 3 (magenta /3rd line) – I<sup>2</sup>C Software Trigger.

Note: In the GreenPAK test design, Addr<91> and Addr<92> expect FE and 80 respectively.



#### 3.4.3 Workaround

If possible, use the "Random Read" command as described in the datasheet for SLG46580. This command will output the correct data.

If you expect consecutive reads of the same register, we recommend sending a "Random Read" command to the register preceding the register of interest. After the "Random Read" command finishes, the chip's register pointer will increment to the desired register and the following "Current



Address Read" or "Sequential Read" commands will produce the correct data. Note that the "Current Address Read" and "Sequential Read" commands don't increment the GreenPAK's register pointer.

3.5 DC\_VOUT Glitch during Powerup if DC/DC ON/OFF is Enabled when the Maximum DC\_VOUT to DC\_VIN Duty Cycle Ratio is Exceeded. Applies only to DC\_VOUT Selections 2.5 V, 3.0 V, and 3.3 V

#### 3.5.1 Effect

DC/DC Step Down Converter

#### 3.5.2 Technical Description


The maximum DC\_VOUT to DC\_VIN duty cycle ratio is 80 % for fsw=1.5 MHz and 75 % for fsw=2 MHz (See Table 20 in Datasheet section 5.11 parameter Maximum Duty Cycle). This voltage glitch issue only occurs if the DC\_VOUT to DC\_VIN ratio exceeds this maximum, meaning DC\_VIN does not have enough headroom above DC\_VOUT.

For DC\_VOUT selections 1.2 V, 1.5 V, and 1.8 V, the UVLO can block the ON/OFF signal from enabling the DC/DC Buck Converter until DC\_VIN is greater than 2.3 V. However, for selections 2.5 V, 3.0 V, and 3.3 V, which are greater than the UVLO threshold, there is no protection against enabling the DC/DC while the DC\_VIN does not satisfy the Maximum Duty Cycle ratio specified above.

This glitch can be seen in an application where there is a slow DC\_VIN/VDD ramp and the DC/DC's enable signal is tied to DC\_VIN/VDD, as shown in the example capture below.

The example capture below shows DC\_VIN/VDD ramping from 0 V to 5.5 V at 1 V/ms. The output voltage is set to 3.3 V.


Channel 1 (blue/top line) – PIN#14/PIN#16 (DC\_VIN/VDD). Channel 2 (red/2nd line) – PIN#10 (DC\_VOSNS).



#### 3.5.3 Workaround

Use an ACMP to detect when DC\_VIN is greater than DC\_VOUT divided by Maximum Duty Cycle, and then AND the ACMP output with the ON/OFF signal.





## 3.6 ACMP Additional IN- Leakage Current

#### 3.6.1 **Effect**

ACMP, PIN

#### 3.6.2 Technical Description

The SLG46580 has an additional leakage current through the PIN connected to the ACMP IN- input when all of the ACMPs are powered down. Typically, leakage through the PIN connected to IN- is much less than 1  $\mu$ A. But when the ACMP is powered down and voltage is applied to the PIN, the leakage current may grow up to several  $\mu$ A (depending on the  $V_{DD}$  and voltage applied).

#### 3.6.3 Workaround

Currently there is no workaround for this issue.

# 3.7 Input Glitch Pattern Combination into DLYs Fails to Trigger Auto Power On of 25 kHz or 2 MHz OSC

#### 3.7.1 **Effect**

25 kHz / 2 MHz OSC

#### 3.7.2 Technical Description

Auto Power On can potentially fail to enable OSC when all following conditions are present together:

- 25 kHz or 2 MHz OSC is in Auto Power On mode.
- DLYs are clocked by such OSC.
- Input to one more such DLY have glitches < 200 ns.
- OR of OSC trigger signals from all DLYs clocked by same OSC together form a long+short glitch pattern with precise (ns) timings as shown in Figure 1.
- During glitch period, no other DLY is active, meaning has already enabled OSC.

OSC generators have an Auto Power On mode which can be selected to automatically power on the OSC only when needed, such as when a DLY needs to count OSC cycles to time the delay output, thereby reducing quiescent power. Each individual DLY starts waiting in an inactive state, and when upon receiving an input edge (of polarity set by DLY configuration) then sets its individual trigger signal high. For example, in a rising-edge DLY, a rising edge input sets this trigger high. For a falling-edge, the situation is inverted. In either case (or both edge DLY), the individual DLY trigger is reset if either an opposite edge is detected (therefore, canceling the DLY function) or the DLY finishes timing its output upon reaching the desired count per its setting. Therefore, an input pulse shorter than the DLY time is filtered out. The global Auto Power On circuitry then takes the OR of all the individual DLY triggers and subsequently sends the controller enable signal to activate the OSC.



For this chip, the Auto Power On circuitry of the 25 kHz/2 MHz generators contains a circuit errata, which can potentially fail to power on the OSC for a specific pattern and timing of the OR of all related DLY trigger signals. The pattern is shown in Figure 1 (boxed in red) and consists of a relatively longer pulse (~145 ns) followed by a shorter (~5 ns) glitch of opposite polarity.




Figure 1: Problem Trigger Pattern

The error is difficult to capture as the timing must be exact within ns, and short (ns) pulses are difficult to generate glitch precise enough to induce the problem. GPIO naturally filter out ns pulses, so for purposes of errata capture, two simultaneous falling-edge DLY circuits (as shown in Figure 2) were used. By lining up two delays precisely at a particular timing relationship, we can use the internal Auto Power On (OR logic) to generate the glitch pattern necessary to cause the error.




Figure 2: Test Circuit



Figure 3 shows a series of DLY output events are missing, where the OSC is correspondingly not triggering when it was supposed to. Figure 4 is a zoom in of the boxed region from Figure 3. The total glitch/chatter time was measured in this case at 152 ns. By using the composite OR of the two delay channels, we can asynchronously strobe with tiny frequency variations, and so tune the timing to induce this errata. Note that the error is not persistent – the system is recovered when all DLYs are returned to inactive state, such as when input of falling edge DLY goes high, thus canceling delay, or after DLY out finishes.




Figure 3: Errata Capture (Zoom Out)



Figure 4: Errata Capture (Zoom In)

#### 3.7.3 Workaround

Any one of the following prevents the issue:

1. Use signal conditioning circuits to prevent glitch on DLY inputs < 200 ns. Examples:



- a. ACMP with Hysteresis
- b. External RC in front of Digital Input with Schmitt Trigger
- c. Filter cell.
- 2. Set OSC power mode to Force Power On mode instead of Auto Power On.
- 3. Use different oscillator, such as 25 MHz Ring OSC, which does not have Auto Power On issue.


#### 3.8 OSC Long Start-Up Time

#### 3.8.1 Effect

When a short pulse is applied to the PWR DOWN input, the oscillator exhibits a long start-up time.

#### 3.8.2 Conditions

Short pulse of less than ~40ns is applied to PWR DOWN OSC.



#### 3.8.3 Technical Description


If a pulse with a duration of less than ~40 ns is applied to the PWR DOWN input of an oscillator, the oscillator outputs remain stuck for milliseconds.

The issue is observed for all available oscillators.



1.73 kHz OSC long start-up:











2 MHz OSC long start-up:



#### 3.8.4 Workaround

Change Fast start-up setting to Enable or omit applying glitches at PWR DOWN input in OSC.



## 3.9 Long 2 MHz OSC Settling Time

#### 3.9.1 **Effect**

OSC, Counter, Delay

#### 3.9.2 Technical Description:

2 MHz OSC has an additional ~ 9 cycles settling period. Higher V<sub>DD</sub> shows longer settling time.






Figure 5. Channel 1 - OSC Power Down; Channel 2 - OSC output

Such behavior will lead to substantial error in period calculations if the delay time is relatively small.

#### 3.9.3 Workaround

Enable Fast Start-up option. Fast Start-up means forcing bias ready at the power-up instead of automatic enabling at OSC event. The standby current consumption difference between Fast start-up disabled and enabled is only an additional 300 nA.

Use the "Force power on" OSC power control option to make the OSC operate at all times. However, this will cause increased constant current consumption.



# **Document Revision History**

Revision	Date	Description
0.16	6-May-2025	Updated document template
0.15	8-Apr-2025	Added issue OSC Long Start-Up Time Added issue Long 2 MHz OSC Settling Time



#### **Status Definitions**

Status	Definition	
DRAFT	The content of this document is under review and subject to formal approval, which may result in modifications or additions.	
APPROVED or unmarked	The content of this document has been approved for publication.	

#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <a href="https://www.renesas.com/contact-us/">www.renesas.com/contact-us/</a>.