# **RENESAS** VersaClock<sup>®</sup> 6 - 5P49V6901 Evaluation Board

# Introduction

The evaluation board is designed to help the customer evaluate the 5P49V6901, the latest addition to the family of programmable devices in IDT's Timing portfolio. When the board is connected to a PC running IDT Timing Commander™Software through USB, the device can be configured and programmed to generate frequencies with best-in-class performances.

# **Board Overview**

Use Figure 1 and Table 1 to identify: power supply jacks, USB connector, input and output frequency SMA connectors.

### Figure 1. 5P49V6901 EVB Overview



## Table 1: 5P49V6901 EBV Pins and Functions

| Item | Name                                    | On-Board Connector<br>Label | Function  |
|------|---|-----------------------------|---|
| 1    | Output 0                                | J3                          | Single ended buffered output of input reference clock   |
| 2    | Output Voltage Power<br>Supply Selector | JP2, JP4, JP6, JP13, JP8    | 4-way header to select a power supply method for outputs 0, 1, 2, 3<br>and 4. The center pin is the output voltage. Use the jumper to select<br>3.3V, 2.5V, 1.8V or VDDO_J supply. VDDO_J is the voltage from J16 |
| 3    | CLKIN_S                                 | J1                          | SMA Pair used to monitor differential input CLKIN with CLKINB_S   |
| 4    | Clock Input                             | J2/J4                       | Used as primary differential clock input  |
| 5    | Xin                                     | J6                          | Used as primary single ended clock input. Maximum full swing limited to 1.2V  |
| 6    | Aardvark Connector                      | JP1                         | For Aardvark connection   |
| 7    | Interface Mode Selector                 | JP11/JP12                   | Used to select either I2C mode or Hardware select mode  |
| 8    | Input Voltage Regulator                 | GND/USB_5V                  | Used to input 5V supply in hardware select mode   |
| 9    | USB Interface                           | J18                         | Used for connection with a PC and for interaction with the IDT Timing Commander Software.   |
| 10   | Output 1                                | J7/J8                       | Can be one differential output pair or two individual single ended outputs  |
| 11   | Output 2                                | J10/J9                      | Can be one differential output pair or two individual single ended outputs  |
| 12   | Ground Jack                             | J17                         | Used for grounding. If J15 and/or J16 is used for power supply, this jack functions as the power return.  |
| 13   | Output 3                                | J13/11                      | Can be one differential output pair or two individual single ended outputs  |
| 14   | Input Voltage Power Supply<br>Selector  | JP3                         | Provides selection of VDDA_VDDD supply from regulators or<br>VDDD_J supply from J16   |
| 15   | Output Voltage Jack                     | J15                         | Connect 3.3V, 2.5V or 1.8V for the output voltage of the device   |
| 16   | Power Supply Jack                       | J16                         | Connect 3.3V power supply for the core voltage of the device  |
| 17   | DIP Switch                              | U2                          | S1: Output Enable(OE/SD)<br>S2: Sel0<br>S3: Sel1<br>S4: CLKSEL<br>S8: Sel [1:0] ; Default: I2C mode   |
| 18   | Output 4                                | J12/14                      | Can be one differential output pair or two individual single ended outputs  |

### **Board Power Supply**

### • Power Supply Options

**Bench Power Supply** – An external power supply can be used to supply a 3.3V, 2.5V or 1.8V supply. To supply VDDD\_J with a bench power supply, connect power to J16. Concurrently, place the jumpers in JP3 to connect VDDA\_1 to VDD\_J.

**USB Power Supply** – When the board is connected to a PC through a USB cable, on-board voltage regulators will generate a 3.3V for the device. In this case, place the jumpers in JP3 to connect VDDA\_1 to VDDA\_VDDD. See JP3 jumper position for VDDA\_1 in the Figure 2. USB power source is recommended for ease of use.

#### Figure 2. Connecting VDDA\_VDDO\_REG and VDD\_REG using jumper will select power source from on-board regulators powered by USB; Connecting the VDD\_J and VDD\_REG using jumper will select external bench power supply



### Output Clock Voltages

Similar to VDDA\_1 having two sources, each output voltage is also provided with two sources to choose from: Bench power supply or USB power supply connection. The selection is made by a 4-way header as shown in Figure 3 below. Selection of VDDO\_J will enable external power supply (J15 and J16 are connected to external power supply); Selection of 3.3V, 2.5V or 1.8V will enable the on-board voltage regulators powered by USB port.

Figure 3. In the 4-way header, the central pin is the output and the other pins are 1.8V, 2.5V, 3.3V and VDDO\_J (from J15) respectively. Jumper settings are selected according to the output voltage required for outputs 0, 1, 2 and 3.



### **Connecting the Board**

The board is connected to a PC through a USB connector for configuring and programming the device, as shown in Figure 4 below. The USB interface will also provide +5V power supply to the board, from which on-board voltage regulators generate +3.3V for the core and +3.3V, +2.5V or +1.8V voltages for the for different outputs.

The board can also be powered by a bench power supply by connecting two banana jacks J15, J16 for output and core voltages, respectively. Please see board power supply section for details.

Note: The USB port only supports USB 2.0; USB 3.0 is not supported at this time.





### **On-Board Crystal**

A 25MHz crystal is installed on the board.

NOTE: For the 5P49V6901, the clock input is given through J2 and J4 SMA connections.

### **Board Default Frequency Output**

When 25MHz crystal is installed, the device will have the following default outputs: OUT0 = 25MHz, OUT1=100MHz.

### **Configuration and Setup**

Use the following steps to setup the board using  $I^2C$  and start the configuration of the board.

- 1. Set SEL pin (pin 8) of dip switch (U2) to "0" to select I2C mode.
- 2. Connect J18 to a USB port of the PC using the supplied cable.

- 3. Launch VC6 Timing Commander Software (refer to VersaClock 6 Timing Commander User Guide Getting Started Step 1~7).
- 4. Following the Getting Started steps in the Timing Commander software, an I<sup>2</sup>C connection is established between the GUI software and VC6 chip.
- 5. Select "Open Settings File" if you have existing settings or "New Settings File" and select 5P49V6901 evaluation board. In the same screen, browse for a personality file, by clicking on the button at the bottom right, to be used with the evaluation board.
- 6. Connect to the EVB by clicking on the microchip icon located at the top right of the Timing Commander.



7. Once connected, new options will be available on a green background indicating that the EVB has successfully connected with the board. Write the settings to the chip by clicking on the write all registers to the chip option.



8. All intended outputs should now be available for measurement.

### **Board Schematics**

Evaluation board schematics are shown on the following pages.



### Figure 5. 5P49V6901 VersaClock 6 Evaluation Board Schematics – Page 1













### **Signal Termination Options**

Termination options for OUTPUT 1 - 4 for the 5P49V6901 evaluation board are displayed in Figure 9. The termination circuits are designed to optionally terminate the output clocks in LVPECL, LVDS, LVCMOS and HCSL signal types by populating (or not-populating) some resistors. DC or AC coupling of these outputs are also supported.

Tables 2 – 5 tabulate component installations to support LVPECL, HCSL, LVCMOS and LVDS signal types for OUTPUT1 – 4on the 5P49V6901 evaluation board. Please note that by doing so, the output signals will be measured and terminated by an oscilloscope with a  $50\Omega$  internal termination.





### Table 2: Termination Options for OUTPUT1

| Signal Type | Series Resistors:<br>R127, R128 | 150-ohm<br>pull-down:<br>R107, R132 | 0-ohm<br>pull-down<br>series resistor:<br>R133 | Series<br>Capacitor:<br>C7, C8 | Resistor<br>Network: R18,<br>R19, R23, R24 |
|-------------|---------------------------------|-------------------------------------|--|--------------------------------|--|
| LVPECL      | 0 Ω                             | Installed                           | Installed                                      | 0.1 µF                         | Not installed                              |

### Table 3: Termination Options for OUTPUT2

| Signal Type | Series Resistors:<br>R129, R130 | 150-ohm<br>pull-down:<br>R108, R82 | 0-ohm<br>pull-down<br>series resistor:<br>R83 | Series<br>Capacitor:<br>C9, C10 | Resistor<br>Network: R30,<br>R31, R35, R36 |
|-------------|---------------------------------|------------------------------------|---|---------------------------------|--|
| LVDS        | 0 Ω                             | Not installed                      | Not installed                                 | 0.1 µF                          | Not installed                              |

### Table 4: Termination Options for OUTPUT3

| Signal Type | Series Resistors:<br>R37, R43 | 150-ohm<br>pull-down:<br>R45, R46 | 0-ohm<br>pull-down<br>series resistor:<br>R144 | Series<br>Capacitor:<br>C11, C13 | Resistor<br>Network: R38,<br>R40, R47, R48 |
|-------------|-------------------------------|-----------------------------------|--|----------------------------------|--|
| HCSL        | 33 Ω                          | Not installed                     | Not installed                                  | 0 Ω                              | Not installed                              |

### Table 5: Termination Options for OUTPUT4

| Signal Type | Series Resistors:<br>R39, R44 | 150-ohm<br>pull-down:<br>R49, R50 | 0-ohm<br>pull-down<br>series resistor:<br>R143 | Series<br>Capacitor:<br>C12, C14 | Resistor<br>Network: R139,<br>R138, R140, R141 |
|-------------|-------------------------------|-----------------------------------|--|----------------------------------|--|
| LVCMOS      | 33 Ω                          | Not installed                     | Not installed                                  | 0.1 µF                           | Not installed                                  |

The 5P49V6901MULTI board has default terminations of LVPECL on OUT1, LVDS on OUT2, HCSL on OUT3 and LVCMOS on OUT4. The 5P49V6901LVPECL, 5P49V6901HCSL, 5P49V6901LVDS and 5P49V6901LVCMOS variants have respective terminations on all outputs. Use tables 2 – 5, to change the output terminations on the 5P49V6901 boards as per requirement.

As noted, 4-resistor network is not installed in Table 2-5 because oscilloscope with internal  $50\Omega$  termination is utilized for signal termination and measurement. If an AC-coupled, stand-alone LVPECL output is needed (without oscilloscope connections), the 4-resistor network needs to be installed accordingly (seeTable 6 below).

### Table 6: Resistor Network Termination for LVPECL for OUTPUT1

| Signal Type | Series Resistors:<br>R127, R128 | 150-ohm<br>pull-down:<br>R107, R132 | 0-ohm<br>pull-down<br>series resistor:<br>R133 | Series<br>Capacitor:<br>C7, C8 | Resistor Network:<br>R18, R19, R23, R24 |
|-------------|---------------------------------|-------------------------------------|--|--------------------------------|---|
| LVPECL      | 0 Ω                             | Installed                           | Installed                                      | 0.1 µF                         | R18 = R19 = 125Ω<br>R23 = R24 = 84Ω     |

### **Orderable Part Numbers**

The following evaluation board part numbers are available for order.

### Table 7: Orderable Part Numbers

| Part Number     | Description   |
|-----------------|---|
| EVKVC6-6901ALL  | 5P49V6901 Evaluation board with one output of each type of signal termination |
| EVKVC6-6901LVDS | 5P49V6901 Evaluation board with all outputs terminated as LVDS                |
| EVKVC6-6901HCSL | 5P49V6901 Evaluation board with all outputs terminated as HCSL                |
| EVKVC66901LPECL | 5P49V6901 Evaluation board with all outputs terminated as LVPECL              |
| EVKVC66901LCMOS | 5P49V6901 Evaluation board with all outputs terminated as LVCMOS              |



#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.