

Host Interface Manual

The RA for Wireless is a highly integrated ultra-low-power Wi-Fi MCU that allows developing a complete Wi-Fi solution on a single chip. The RA for Wireless devices provides support for various peripheral communication interfaces, including SPI, SDIO, and UART. This document is intended to help new and existing users quickly work with interfacing AT commands through other host boards. It is applicable to the RA6W1, RA6W2, RRQ61001, and RRQ61051 devices.

Contents

Contents	1
Figures	2
Tables	2
1. Terms and Definitions	3
2. Introduction	3
3. UART Interface	4
3.1 UART Pin MUX Configuration	4
3.2 RA6M4 plus RA6W1/RA6W2 AT Command over UART Example	4
4. SPI Interface	6
4.1 SPI Protocol - Message Format	6
4.2 General Command (Write request) - Sequences and Structures	7
4.3 AT Command - Sequences and Structures	8
4.4 ESC Command - Sequences and Structures	10
4.5 Header Format	11
4.5.1 Write Request (Host to Slave)	11
4.5.2 Read Response (Slave to Host)	11
4.6 SPI Pin MUX Configuration	11
4.7 RA6M4 plus RA6W1/RA6W2 AT Command over SPI Example	12
4.7.1 Overview	12
4.7.2 Components	14
4.7.3 Working Example	15
5. SDIO Interface	17
5.1 SDIO Protocol - Message Format	17
5.2 AT Command - Sequence and Structure	17
5.2.1 SDIO Host to Device Sequence	17
5.2.2 SDIO Device to Host Sequence	18
5.3 ESC Command - Sequence and Structure	19
5.3.1 SDIO Host to Device Sequence	19
5.3.2 SDIO Device to Host Sequence	20
5.4 SDIO Pin MUX Configuration	20
5.5 RA6M4 plus RA6W1/RA6W2 AT Command over SDIO Example	21
5.5.1 Overview	22
5.5.2 Components	22

5.5.3 Working Example	23
6. Revision History	24

Figures

Figure 1. UART pins from RA6M4 program configuration	4
Figure 2. Jumper connections for AT command	5
Figure 3. Basic SPI message format	6
Figure 4. AT command sequence	7
Figure 5. Structure of AT command	7
Figure 6. AT command sequence	8
Figure 7. Structure of AT command	9
Figure 8. ESC command sequence	10
Figure 9. Structure of ESC command	10
Figure 10. SPI signals for write request	11
Figure 11. SPI signals for read response	11
Figure 12. SPI pins for PMOD2 from RA program configuration	13
Figure 13. PMOD Connection	13
Figure 14. PMOD connection between RA6M4 and RA6W1 through J219	13
Figure 15. PMOD connection between RA6M4 and RA6W1	14
Figure 16. J-Link RTT Viewer configuration	15
Figure 17. Tera Term New-line configuration	15
Figure 18. RA6M4 USB console	15
Figure 19. RA6M4 debug console	16
Figure 20. RA6W1 CLI console	16
Figure 21. Basic format	17
Figure 22. SDIO host to device sequence (AT command)	17
Figure 23. SDIO host to device data structure (AT command)	17
Figure 24. SDIO device to host sequence (AT command)	18
Figure 25. SDIO device to host data structure (AT command)	18
Figure 26. SDIO host to device sequence (ESC command)	19
Figure 27. SDIO host to device data structure (ESC command)	19
Figure 28. SDIO connector on RA6W1/RA6W2 EVK	20
Figure 29. Pin connection of J201 and J203 in RA6W1/RA6W2 EVK for SDIO interface	21
Figure 30. RA6M4 plus RA6W1 SDIO setup diagram	22
Figure 31. SDIO initialization (RA6M4)	23
Figure 32. RA6W1 CLI console	23
Figure 33. RA6M4 USB console	23

Tables

Table 2. UART pin connection for interfacing with EK-RA6M4	4
Table 3. SPI address list	6
Table 4. SPI command format	6
Table 5. Pin MUX configuration – SPI	11
Table 6. RA6W1 EVK jumper configuration for SPI over PMOD	12
Table 7. Response message structure (AT command)	18
Table 8. Response message structure (ESC command)	20
Table 9. Pin MUX configuration – SDIO	20
Table 10. Pin connection of J201 and J203 in RA6W1/RA6W2 EVK for SDIO Interface	21
Table 11. Pin connection between EVK+RA6W1 and EK-RA6M4 for SDIO Interface	22
Table 12. Serial Pin connection between EVK+RA6W1 and EK-RA6M4 for SDIO Interface	22

1. Terms and Definitions

AP	Access Point
BSP	Board Support Package
CMD	Command
COM	Communication Port
EVK	Evaluation Kit
GPIO	General Purpose Input Output
PPA	Programmable Pin Assignment
RX	Receive
SDIO	Secure Digital Input Output
SPI	Serial Peripheral Interface
TX	Transmit
UART	Universal Asynchronous Receiver - Transmitter
WAP	Wireless Application Protocol

2. Introduction

This document describes how an external processor system (referred to as External Host) communicates with the RA6W1/RA6W2 through UART, SPI, and SDIO physical interface protocols.

3. UART Interface

The RA6W1 /RA6W2 UART interface provides an industry compliant serial interface for communicating with other devices. Three independently configurable UARTs are available with the support of RS-232 and RS-485 protocols. The UART pins can be assigned to any of the unused GPIO pins through the Programmable Pin Assignment (PPA) function. The pin definitions for the UART interfaces are explained in *RA6W1 Datasheet*.

- UART0 is used as Wi-Fi UART (CLI) and is assigned to the GPIO pairs [P0_00(TX):P0_01(RX)].
- UART1 is used as AT UART (AT Command) and is assigned to the GPIO pairs [P0_04(TX):P0_05(RX)].

3.1 UART Pin MUX Configuration

The UART interface serves as the physical layer for transmitting and receiving data between the external MCU and the RA6W1/RA6W2. AT commands communication is typically carried out over this UART interface. The MCU sends AT commands to the RA6W1/RA6W2 through the UART TX pin, and the MCU receives the response through the UART RX pin. UART RTS and CTS pins are used for hardware flow control in serial communication, allowing devices to manage data flow by signalling their readiness to send and receive data.

Table 1. Pin MUX configuration for AT command – UART

Usage	RA6W1/RA6W2 EVK
RXD	P0_04
TXD	P0_05
RTS	P0_08
CTS	P0_09
GND	J219-P5 (GND)

3.2 RA6M4 plus RA6W1/RA6W2 AT Command over UART Example

An RA6M4 example program for AT command over UART can be downloaded from the RA6W1 example repository in GitHub (<https://www.renesas.com/en/document/sws/rafw-fsp-examples>).

Name	Value	Lock	Link
Operation Mode	Custom		
Input/Output			
TXD7	✓ P613	🔒	🔗
RXD7	✓ P614	🔒	🔗
SCK7	None	🔒	🔗
CTS7	✓ P610	🔒	🔗
SDA7	None	🔒	🔗
SCL7	None	🔒	🔗
CTSRTS7	✓ P611	🔒	🔗

Figure 1. UART pins from RA6M4 program configuration

Table 2 shows pin configuration for AT command interfacing through UART of EK-RA6M4 (MCU) with the RA6W1.

Table 2. UART pin connection for interfacing with EK-RA6M4

RA6W1/RA6W2 EVK	EK-RA6M4
P0_04 (RX)	P613 (TX)
P0_05 (TX)	P614 (RX)
P0_08 (RTS)	P610 (CTS)
P0_09 (CTS)	P611 (RTS)
J219-P5 (GND)	GND

The following jumper connections are also necessary as shown in [Figure 2](#):

- Connect FD3_CS on J3 to FD3_CS_D on J3.
- Connect FD2_DO on J3 to FD2_DO_D on J3.
- Connect FD1_DI on J3 to FD1_DI_D on J3.
- Connect FD0_SCLK on J3 to FD_SCLK_D on J3.




Figure 2. Jumper connections for AT command

NOTE

Any ground pins on the EK-RA6M4 can be used.

This program works by taking AT commands as user input through the RA6M4's USB console and communicates with the RA6W1 through UART, and then the response is displayed on the USB console of RA6M4. To understand how to load a program on EK-RA6M4, see *Evaluation Kit for RA6M4 Microcontroller Group EK-RA6M4, Quick Start Guide*.

4. SPI Interface

The Serial Peripheral Interface (SPI) protocol is a synchronous serial communication interface used to transfer data between microcontrollers and peripheral devices. This interface allows high-speed data transfer and is typically used for short-distance communication. SPI operates with a master-slave architecture, where the master device controls the clock signal (SCK) and data transmission, and uses four primary signals:

- MISO (Master In Slave Out) – Carries data from slave to master.
- MOSI (Master Out Slave In) – Carries data from master to slave.
- SCK (Serial Clock) – Provides the clock signal from the master.
- SS (Slave Select) – Indicates which slave device is active.

SPI is simple, fast, and widely used in embedded systems, offering full-duplex communication where data can be transmitted and received simultaneously.

4.1 SPI Protocol - Message Format

The format of the messages sent/received to/from the external processor is the RA6W1/RA6W2 protocol format over SPI physical interface. [Figure 3](#) shows the message format and parameters included in the RA6W1/RA6W2.




Figure 3. Basic SPI message format

[Table 3](#) shows the address list used by External Host.

Table 3. SPI address list

Address type	Address
AT command	0x50080260
Response command	0x50080258
Buffer address	Received from slave in response message

[Table 4](#) shows the format of CMD fields.

Table 4. SPI command format

Bit	Field	Description
7	Auto_Inc	1: Internal Address auto-increment 0: Address Fixed (Not used)
6	Read/Write	1: Read 0: Write
5:2		Not Used
1:0	CHIP_ID[1:0]	00: CHIP #0 (Default)

Length is a payload length of the data field.

4.2 General Command (Write request) - Sequences and Structures

Host to Slave write operations are performed in three SPI transactions as shown in [Figure 4](#).




Figure 4. AT command sequence




Figure 5. Structure of AT command

1: The Host sends a WRITE_REQ command (0x80, red rectangle in [Figure 5](#)) to the General Command address (0x50080254) (yellow rectangle in [Figure 5](#)).

2: The Host should wait for GPIO interrupt line is High from slave.

3: The Host reads the Write Response message by Response Command address (0x50080258, blue rectangle in [Figure 5](#)) and parses it.

4: The Host sends data to address (BUFF_ADDR) which is received from the Slave in the Write Response message (green rectangle in [Figure 5](#)).

Example:

When the host wants to write 8-byte data (0x8877665544332211) to the RA6W1:

- The Host sends (0x50-0x08-0x02-0x54)-(0x80)-(0x00-0x00-0x04)-(0x08-0x00-0x80-0x00).
- The Host waits until GPIO interrupt line is high from the RA6W1.
- The Host sends (0x50-0x08-0x02-0x58)-(0xC0)-(0x00-0x00-0x08), then reads responses from the RA6W1. If the buffer address from Slave is 0x12345678 for easy description, the read data should be 0x78-0x56-0x34-0x12-0x08-0x00-0x81-0x00.
- The Host sends (0x12-0x34-0x56-0x78)-(0x80)-(0x00-0x00-0x08)-(0x11-0x22-0x33-0x44-0x55-0x66-0x77-0x88).

NOTE

The payload data is transmitted MSB first and little-big endian system, [Figure 10](#).

NOTE

An interval of at least a hundred microseconds is required between each AT command request. If the interval between the two requests is too short, there is a possibility that two Interrupt Events are recognized as one. The interval depends on the type of application or CPU load. Roughly, when the CPU clock is 160 MHz, an interval of around 100 μs is required.

4.3 AT Command - Sequences and Structures

AT commands are instructions used to control a modem. Every command line starts with AT or at. AT is the prefix that informs the modem about the start of a command line. It is not part of the AT command name.

[Figure 6](#) shows how to use the AT command through SPI on the RA6W1/RA6W2 because AT command uses a predetermined address, and the maximum size of data is defined.




Figure 6. AT command sequence




Figure 7. Structure of AT command

A1: The host sends an AT command to AT command address.

A2: The host waits for GPIO interrupt line to go high.

A3: The host reads the response message from address and parses it.

A4: The host reads OK/Error, or data from address (BUF_ADDR), depending on the command type.

Example:

- To write AT+VER command to the RA6W1, the host sends:
- (0x50-0x08-0x02-0x60)-(0x80)-(0x00-0x00-0x08)-('A'-'T'-'+'-'V'-'E'-'R'-0x00-0x00)
- The read sequence after writing is the same as the following examples of B1~B3.

NOTE

The payload data is transmitted MSB first and little-big endian system, [Figure 10](#).

B1: The slave toggles the interrupt line to go high to inform the host when it wants to send data to the host.

B2: The host reads the response message from Response Command address, and parses it.

B3: The host reads data from address (BUF_ADDR) parsed from the response message.

NOTE

An interval of at least a hundred microseconds is required between each AT command request. If the interval between the two requests is too short, there is a possibility that two Interrupt Events are recognized as one. The interval depends on the type of application or CPU load. Roughly, when the CPU clock is 160 MHz, an interval of around 100 μs is required.

4.4 ESC Command - Sequences and Structures

Figure 8 shows how to use the ESC command through SPI on the RA6W1/RA6W2 because the ESC command uses a predetermined address, and the maximum size of data is defined. Figure 9 shows the structure of ESC command.




Figure 8. ESC command sequence




Figure 9. Structure of ESC command

A1: The host sends the ESC command to the AT command address.

A2: The host waits for GPIO interrupt line to go high.

A3: The host reads the response message from address and parses it. The result for the ESC command is sent to the host as the response field. The response field is a 1-byte decimal value. The value of 0x20 is a result of OK. All other values are ERROR. And in this case, the value of the buf_address field is read as 0xffffffff, and the value of the host_length field is read as 0x0. Therefore, the subsequent Read Sequence is not required.

Example:

- To write <ESC>S010,192.168.0.18,43310,abcde12345 command to the RA6W1, the host sends:
- (0x50-0x08-0x02-0x60)-(0x80)-(0x00-0x00-0x24)-(<ESC>-'S'-'0'-'1'-'0'-';-'1'-'9'-'2'-';-'1'-'6'-'8'-';-'0'-';-'1'-'8'-';-'4'-'3'-'3'-'1'-'0'-';-'a'-'b'-'c'-'d'-'e'-'1'-'2'-'3'-'4'-'5'-0x00)
- The read sequence after writing is the same as the following examples of B1~B2.

NOTE
The payload data is transmitted MSB first and little-big endian system, [Figure 10](#).

B1: The slave toggles the interrupt line to go high to inform the host when it wants to send data to the host.

B2: The host reads the response message from Response Command address and parses.

B3: The host reads data from address (BUF_ADDR) parsed from the response message.

NOTE
An interval of at least a hundred microseconds is required between each ESC command. If the interval between the two ESC requests is too short, there is a possibility that two Interrupt Events are recognized as one. The interval depends on the type of application or CPU load. Roughly, when the CPU clock is 160 MHz, an interval of around 100 μs is required.

4.5 Header Format

4.5.1 Write Request (Host to Slave)

[Figure 10](#) shows a write request from host to slave.



Figure 10. SPI signals for write request

4.5.2 Read Response (Slave to Host)

[Figure 11](#) shows a write request from slave to host.




Figure 11. SPI signals for read response

4.6 SPI Pin MUX Configuration

Table 5. Pin MUX configuration – SPI

RA6W1/RA6W2 EVK pins	Usage
P1_00	SCLK
P1_01	MOSI
P1_02	MISO
P1_03	CS
P0_04	IRQ

4.7 RA6M4 plus RA6W1/RA6W2 AT Command over SPI Example

An RA6M4 example program for AT command over SPI can be downloaded from the RA6W1 example repository in GitHub (<https://www.renesas.com/en/document/sws/rafw-fsp-examples>).

NOTE

Renesas recommends using e²studio FSP version 6.0.0 for this program.

4.7.1 Overview

This example works by taking the user input AT command through the console of the RA6M4, bridges it from to SPI of RA6M4 and sends the command to SPI of the RA6W1 and gets the response.

The following are the SPI slave interface pin configurations required in the RA6W1 code for obtaining the SPI connections through the PMOD connector.

```
BSP_IO_PORT_01_PIN_00, .pin_cfg =
((uint32_t) IOPORT_CFG_DRIVE_STRENGTH_BA_8MA
 | (uint32_t) IOPORT_CFG_PERIPHERAL_PIN
 | (uint32_t) IOPORT_CFG_PORT_DIRECTION_INPUT
 | (uint32_t) IOPORT_CFG_SLEW_RATE_FAST
 | (uint32_t) IOPORT_PERIPHERAL_SPI2_CLK) }, { .pin =
BSP_IO_PORT_01_PIN_01, .pin_cfg =
((uint32_t) IOPORT_CFG_DRIVE_STRENGTH_BA_8MA
 | (uint32_t) IOPORT_CFG_PERIPHERAL_PIN
 | (uint32_t) IOPORT_CFG_PORT_DIRECTION_INPUT
 | (uint32_t) IOPORT_CFG_SLEW_RATE_FAST
 | (uint32_t) IOPORT_PERIPHERAL_SPI2_DI) }, { .pin =
BSP_IO_PORT_01_PIN_02, .pin_cfg =
((uint32_t) IOPORT_CFG_DRIVE_STRENGTH_BA_8MA
 | (uint32_t) IOPORT_CFG_PERIPHERAL_PIN
 | (uint32_t) IOPORT_CFG_PORT_DIRECTION_OUTPUT
 | (uint32_t) IOPORT_CFG_SLEW_RATE_FAST
 | (uint32_t) IOPORT_PERIPHERAL_SPI2_DO) }, { .pin =
BSP_IO_PORT_01_PIN_03, .pin_cfg =
((uint32_t) IOPORT_CFG_DRIVE_STRENGTH_BA_8MA
 | (uint32_t) IOPORT_CFG_PERIPHERAL_PIN
 | (uint32_t) IOPORT_CFG_PORT_DIRECTION_INPUT
 | (uint32_t) IOPORT_CFG_SLEW_RATE_FAST
 | (uint32_t) IOPORT_PERIPHERAL_SPI2_CSN0) }
```

The pins shown in [Table 6](#) should be bridged on the RA6W1 (J203 and J201) to direct the SPI signals to the PMOD connector.

Table 6. RA6W1 EVK jumper configuration for SPI over PMOD

RA6W1 and RA6W2 EVK pins	Usage
J203	
P1_00	SCLK
P1_01	MOSI
P1_02	MISO
P1_03	CS
J201	
P0_04	INT_1

When the RA6W1 has data to send, it sends an interrupt to notify the master (RA6M4).

NOTE

The jumper connections J3 shown in [Figure 2](#) are not required.

To get the SPI signals over the PMOD2 port of RA6M4, the pins in [Figure 11](#) are used in the program.

Name	Value	Lock	Link
Pin Group Selection	Mixed		
Operation Mode	Enabled		
Input/Output			
MISOB	✓ P410		
MOSIB	✓ P411		
RSPCKB	✓ P412		
SSLB0	✓ P413		
IRQ09	✓ P414		

Figure 12. SPI pins for PMOD2 from RA program configuration

The PMOD connector of the RA6W1 should be connected to the PMOD2 port of the RA6M4 host ([Figure 18](#) shows sending AT+VER and AT+SDKVER commands one at a time through the RA6M4 console terminal.) for this program to work:

1. Connect the PMOD connector of the RA6W1 to the PMOD2 port of the RA6M4 host ([Figure 14](#)) for this program to work.
2. Connect P0_04 to INT_0 in J201 OR connect P0_04 of RA6W1 to P414 of RA6M4.
3. Connect jumpers between P1_00 and FD0_SCLK_DA ,P1_01 and FD1_DI_DA,P1_02 and FD2_D0_DA,p1_03 and FD3_CS_DA. PMOD Connections between J219 and PMOD2 shown in [Figure 13](#).




Figure 13. PMOD Connection

4. Connect INT_1 of J219 in REV E EVK to J25-7 (GPO/INT) of PMOD2 in RA6M4.




Figure 14. PMOD connection between RA6M4 and RA6W1 through J219

5. (Optional) You can also set up the SPI interface by connecting the PMOD2 of the RA6M4 and J319 of the RA6W2.

6. When connecting the Pmod (J319) to the RA6M4 through the Pmod interface, the module operates only at 1.8 V. Therefore, ensure that the jumper on J5 is placed between I/O_V1.8V and VCCA_1 to enable proper 1.8 V operation.




Figure 15. PMOD connection between RA6M4 and RA6W1

NOTE

In case of any limitations on the use of PMOD, the pins mentioned in [Table 6](#) can be used directly.

To understand how to load a program on EK-RA6M4, see *Evaluation Kit for RA6M4 Microcontroller Group EK-RA6M4 Quick Start Guide*.

4.7.2 Components

- **RA6M4 USB console** (Type A cable):
The USB console can be accessed using Tera Term or similar applications. The baud rate setting should be 115200. This console is used to send the AT commands to RA6M4.
- **RA6M4 Debug console** (Type A cable):
The debug port (DEBUG1) of RA6M4 is used for loading images and viewing the debug logs. For this purpose, use J-Link RTT Viewer that can be downloaded from <https://www.segger.com/downloads/jlink/>.

Figure 16 shows the required J-Link RTT Viewer configuration for the example program.




Figure 16. J-Link RTT Viewer configuration

- **RA6W1 CLI console** (Type-C cable): It is used to power the RA6W1 as well as to access the CLI console to view logs. The baud rate should be set to 115200. Also, you need the setting shown in Figure 17 in terminal for New-line receive and transmit.




Figure 17. Tera Term New-line configuration

4.7.3 Working Example

Figure 18 shows AT+VER and AT+SDKVER commands one at a time through the RA6M4 console terminal.




Figure 18. RA6M4 USB console

Figure 19 shows the corresponding debug logs in the RA6M4 debug terminal, when sending AT+VER and AT+SDKVER commands from the RA6M4 console.




Figure 19. RA6M4 debug console

Figure 20 shows the RA6W1 CLI console logs after RA6W1 sending AT+VER and AT+SDKVER commands from the RA6M4 console.




Figure 20. RA6W1 CLI console

5. SDIO Interface

Secure Digital Input Output (SDIO) is an extension of the Secure Digital (SD) card interface standard, designed to support devices that need input/output capabilities. SDIO supports high-speed data transfers and is commonly used to interface with wireless communication modules (Wi-Fi and Bluetooth) or other devices that require a simple, fast connection.

The SDIO interface uses the following signals for communication:

- CLK (Clock): provides the clock signal for synchronization between the host and the SDIO device.
- CMD (Command): carries commands between the host and the SDIO device, including operational instructions like read, write, or status queries.
- DAT0, DAT1, DAT2, DAT3 (Data Lines): these are the data lines used for transferring data between the host and the SDIO device. SDIO can use 1, 4, or 8-bit data widths, depending on the specific mode and configuration.

5.1 SDIO Protocol - Message Format

The format of the messages sent/received to/from the external processor is the RA6W1/RA6W2 protocol format over SDIO physical interface. Figure 21 outlines the format and the parameters included.

For more information about SDIO protocol, see SDIO specification from SD association. When using SDIO protocol of RA6W1/RA6W2, payload length should be aligned in units of 4-byte length. When 4 bytes align, fill with 0x00.




Figure 21. Basic format

5.2 AT Command - Sequence and Structure

5.2.1 SDIO Host to Device Sequence

Figure 22 shows that SDIO host to device operations are performed in three SDIO transactions.




Figure 22. SDIO host to device sequence (AT command)

Figure 23 shows the SDIO AT command structure.




Figure 23. SDIO host to device data structure (AT command)

A1: The host sends an AT command to SDIO device.

A2: The host waits for GPIO interrupt line to go high.

A3: The host reads the response message from SDIO device. [Table 7](#) shows the response message format.

A4: The host reads Data from SDIO device.

Table 7. Response message structure (AT command)

Offset	Length (B)	Contents	Value
0x00	4	Buffer address to read Address	Always 0x00000000.
0x04	2	Buffer Length	Data length of A4. This does not include the padding size when aligning to 4 B.
0x06	1	Response	Always 0x83.
0x07	1	Padding	Always 0x00.

5.2.2 SDIO Device to Host Sequence

[Figure 24](#) shows that SDIO device to host operations are performed in two SDIO transactions.




Figure 24. SDIO device to host sequence (AT command)




Figure 25. SDIO device to host data structure (AT command)

B1: The device triggers interrupt to inform the host when data is available.

B2: The host reads the response message from SDIO device. The response message format is same as [Table 7](#).

B3: The host reads Data from SDIO device.

5.3 ESC Command - Sequence and Structure

5.3.1 SDIO Host to Device Sequence

Figure 26 shows that the smallest unit of SDIO host to device operations are performed in three SDIO transactions.




Figure 26. SDIO host to device sequence (ESC command)




Figure 27. SDIO host to device data structure (ESC command)

A1: The host sends an ESC command to SDIO device.

A2: The host waits for GPIO interrupt line to go high.

A3: The host reads the response message from SDIO device.

A4: The host reads Data from SDIO device. For the <ESC> H command, the host sends data after A4 SDIO transaction.

A5: The host sends data to SDIO device.

A6: The host waits for GPIO interrupt line to go high.

A7: The host reads the response message from SDIO device.

A8: The host reads Data from SDIO device.

Table 8 shows the response message format.

Table 8. Response message structure (ESC command)

Offset	Length (B)	Contents	Value
0x00	4	Buffer address to read Address	Accept ESC command 0x00000000 Cannot accept ESC command 0xFFFFFFFF
0x04	2	Buffer Length	Data length of A4. This does not include the padding size when aligning to 4 B.
0x06	1	Response	OK : 0x20 FAIL : 0xFF
0x07	1	Padding	Always 0x00.

5.3.2 SDIO Device to Host Sequence

There is no ESC command sequence from device to host. If it is necessary to send data from device to host, follow the procedure in [Section 5.2.2 SDIO Device to Host Sequence](#).

5.4 SDIO Pin MUX Configuration

[Table 9](#) shows the SDIO interface pin configurations required in the RA6W1/RA6W2.

Table 9. Pin MUX configuration – SDIO

Usage	RA6W1/RA6W2 EVK
CLK	P0_08
CMD	P0_09
D0	P0_10
D1	P0_11
D2	P0_12
D3	P0_13
IRQ	P0_04

Whenever the RA6W1 has some data to be sent, it sends an interrupt to notify RA6M4.

- SDIO connector
Use J220 to connect the host MCU (EK-RA6M4) and the RA6W1/RA6W2 EVK.




Figure 28. SDIO connector on RA6W1/RA6W2 EVK

To enable pull-up, check if the jumper configuration is as follows:

- Short J221: The signal line shown in [Figure 28](#) is connected to the J203 on the RA6W1/RA6W2 EVK. [Table 10](#) shows required connection between J201 and J203, and [Figure 29](#) shows actual connection.

Table 10. Pin connection of J201 and J203 in RA6W1/RA6W2 EVK for SDIO Interface

J201	J203
P0_08 (PIN#18)	SDIO1_CLK (PIN#12)
P0_09 (PIN#20)	SDIO1_CMD (PIN#10)
P0_10 (PIN#22)	SDIO1_D0 (PIN#14)
P0_11 (PIN#24)	SDIO1_D1 (PIN#16)
P0_12 (PIN#26)	SDIO1_D2 (PIN#18)
P0_13 (PIN#30)	SDIO1_D3 (PIN#20)




Figure 29. Pin connection of J201 and J203 in RA6W1/RA6W2 EVK for SDIO interface

The other required connection/configuration:

- Connect P0_04 on J201 to pin of host MCU that accepts external IRQ.
- The following jumper connections are also necessary:
 - Connect FD3_CS on J305 to FD3_CS_D on J305.
 - Connect FD2_DO on J304 to FD2_DO_D on J304.
 - Connect FD1_DI on J303 to FD1_DI_D on J303.
 - Connect FD0_SCLK on J302 to FD_SCLK_D on J302.

5.5 RA6M4 plus RA6W1/RA6W2 AT Command over SDIO Example

An RA6M4 example program for AT command over SDIO can be downloaded from the RA6W1 example repository in GitHub (<https://www.renesas.com/en/document/sws/rafw-fsp-examples>).

5.5.1 Overview

SDIO example works by taking the user input AT command through the USB console of the RA6M4, bridges it from to SDIO of RA6M4 and sends the command to SDIO of the RA6W1 and gets the response to the console.




Figure 30. RA6M4 plus RA6W1 SDIO setup diagram

Table 11 shows pin interconnection required for interfacing AT command through SPI of EK-RA6M4 (MCU) with the RA6W1.

Table 11. Pin connection between EVK+RA6W1 and EK-RA6M4 for SDIO Interface

Usage	EK-RA6M4	RA6W1/RA6W2 EVK
CLK	P413 (J1 PIN #33)	SDIO_CLK (J220 PIN #5)
CMD	P412 (J1 PIN #34)	SDIO_CMD (J220 PIN #3)
Data[0]	P411 (J1 PIN #35)	SDIO_D0 (J220 PIN #8)
Data[1]	P410 (J1 PIN #36)	SDIO_D1 (J220 PIN #7)
Data[2]	P206 (J4 PIN #10)	SDIO_D2 (J220 PIN #1)
Data[3]	P205 (J4 PIN #11)	SDIO_D3 (J220 PIN #3)
GND	GND (Can be used any PINs silk -printed as "GND" on J1, J2, J3, J4.)	GND (J220 PIN #6)
IRQ	P414 (J1 PIN #32)	P0_04 (J201 PIN#10)

5.5.2 Components

- RA6M4 USB console**(Type A micro cable):
 It is used to power RA6M4. The USB console can be accessed using Tera Term or similar applications. Table 12 shows required serial port setting. This console is used to send the AT commands to RA6M4.
- RA6M4 Debug console**(Type A – micro cable):
 The debug port (DEBUG1) of RA6M4 is used for loading images using e² studio.
- RA6W1 CLI console** (Type-C cable):
 It is used to power RA6W1, access the CLI console to view logs, and debugger. When connect EVK+RA6W1 to PC, two consecutively numbered COM ports are added. The CLI console is assigned to the COM port with the lowest number. See Table 12 for required serial port configuration.

Table 12. Serial Pin connection between EVK+RA6W1 and EK-RA6M4 for SDIO Interface

Item	Value
Baud rate	115200 [bps]
Data	8 [bit]
Parity	None
Stop bits	1 [bit]
Flow Control	None
New line (Receive)	AUTO
New line (Transmit)	CR+LF

5.5.3 Working Example

To program firmware image to EK-RA6M4 and RA6W1 to accept AT commands:

1. Load a program on EK-RA6M4 and EVK+RA6W1, for details see *Evaluation Kit for RA6M4 Microcontroller Group EK-RA6M4 Quick Start Guide*.
2. Launch terminal emulator (Teraterm) and open serial communications.
3. Reset the host (RA6M4) first followed by RA6W1 reset by pressing S1 (RA6M4), J607 (RA6W1).

After RA6M4 and RA6W1 are reset, the messages appear in RA's console, see [Figure 31](#).

The message indicating successful SDIO initialization is in yellow rectangle.

```

RA6 to RR061xxx Interface Test
VERSION: 1.05
MODULE_NAME: FreeRTOS_USB2SDIO
SDIO is not initialized
INITIALIZATION START!!
SDIO Open Success
SDIO INITIALIZE COMPLETE!
    
```

Figure 31. SDIO initialization (RA6M4)

[Figure 32](#) shows the CLI console of the RA6W1. The message indicating the operating environment for RA6W1 is in yellow rectangle.

```

*****
* RA6W1-RR061001 SDK Information
* -----
*
* - CHIP Name      : RA6W1-RR061001 (D3095B)
* - SKU Type       : 0x20, Dual Band (2.4 + 5 GHz) WI-FI 6
* - CPU Type       : Cortex-M33 (160MHz)
* - Kernel Version : FreeRTOS V11.1.0+
* - SFLASH Type    : 8 MB (Renesas AT25SL)
* - SDK Version    : V8.0.2.0.5
* - F/W Version    : RA6W1-RR061001-9a56386e4b-1
* - Boot Index     : 0
*
*****
System Mode : Station Only (0)
<<Please check MAC address.>>
Network init...<<Please check MAC address.>>
OK
>> Renesas RA6W1-RR061001 wpa_supplicant 2.10 - Sep/2023
>> MAC address (sta0) : ec:9f:0d:9f:ff:fe
>> Start STA mode...
    
```

Figure 32. RA6W1 CLI console

[Figure 33](#) shows sending AT+VER and AT+SDKVER command from RA6M4:

- If there is response which shown in [Figure 33](#), EK-RA6M4 and RA6W1 can accept AT command.
- If there is no response from RA6W1 to these AT commands, retry the step 3 of programming firmware image procedure.

```

COM4 - Tera Term VT
File Edit Setup Control Window Help
RA6 to RR061xxx Interface Test
VERSION: 1.05
MODULE_NAME: FreeRTOS_USB2SDIO
SDIO is not initialized
INITIALIZATION START!!
SDIO Open Success
SDIO INITIALIZE COMPLETE!

+MFJAP:1,'atern-18bb4b-2p',192.168.10.4

AT+VER
+VER:RA6W2-RR061051-9a56386e4b-1
OK
AT+SDKVER
+SDKVER:8.0.2.0.5
OK
    
```

Figure 33. RA6M4 USB console

6. Revision History

Revision	Date	Description
1.05	May 7, 2026	Updated the following figures: SDIO host to device sequence(AT command), SDIO device to host sequence(AT command), and SDIO host to device sequence(ESC command. Added RA6W2 as the supported device.
1.04	Jan 9, 2026	Fixed the Structure of AT command table.
1.03	Dec 5, 2025	Updated to Rev E Mother board Version. Updated SPI and SDIO section.
1.02	Aug 31, 2025	<ul style="list-style-type: none">▪ Updated AT UART to add RTS/CTS pins.▪ AT SPI interrupt pin change.▪ Updated images containing old logs.
1.01	May 30, 2025	<ul style="list-style-type: none">▪ Updated jumper connections sections in RA6M4 + RA6W1 AT Command over UART Example and SDIO Pin MUX Configuration.▪ Changed the chip name from RRQ61000 to RA6W1.
1.00	Mar 13, 2025	First release.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu
Koto-ku, Tokyo 135-0061, Japan

www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/

© 2026 Renesas Electronics Corporation. All rights reserved.