

Embedded Target

User's Manual: Operation

Target Device RX Devices Family RL78 Devices Family RA Devices Family

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Renesas Electronics

Rev.1.00 Mar 2025

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 "Standard": Computers: office computers: o
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WART OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
 Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas
- Electronics products. (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan

www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/.

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power is supplied until the power reaches the level at which reseting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

How to Use This Manual

- T a r g e t This manual is intended for users who wish to understand the functions of the
- R e a d e r s MATLAB[®]/Simulink[®] and design software and hardware application systems.
- P u r p o s e This manual is intended to give users an understanding of the functions of the Model based Development Tool to use for reference in developing the hardware or software of systems using these devices.

This manual can be broadly divided into the following units.

Organization

	Chapter 1	GENERAL			
	Chapter 2	INSTALLATION			
	Chapter 3	FUNCTIONS			
	Chapter 4	ERROR MESSAGES			
How to Read This Manual	It is assumed and microcor	I that the readers of this manual have general knowledge of electricity, logic circuits, htrollers.			
Conventions	Note:	Footnote for item marked with Note in the text			
	Caution:	Information requiring particular attention			
	Remark:	Supplementary information			
	Numeric	Decimal XXXX			
	representatio	n: Hexadecimal XXXXH or 0xXXXX			

All trademarks or registered trademarks in this document are the property of their respective owners.

Licensing

This product uses the IronPython based on the following license.

Copyright 2025 Renesas Electronics Corporation

Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

List of Abbreviations and Acronyms

Abbreviation	Full Form
GUI	Graphical User Interface
GDB	Standard GNU Debugger
IDE	Integrated Development Environment
I/O	Input/Output
LM	Load Module
MCU	Microcontroller Unit
PC	Personal Computer
PIL	Processor in the Loop

Table of Contents

1. GE	NERAL		9			
1.1	Overv	iew	9			
1.2	Featu	eatures10				
1.3	Opera	ting Environment	11			
1.4	Featu	re Use Cases Policy	13			
1.4	4.1	License Policy	13			
1.4	4.2	Feature Use Cases	13			
1.4	4.3	License Management Model	14			
1.5	Basic	Usage	15			
1.5	5.1	When Using a Subsystem Block	15			
1.5	5.2	When Using a Reference Model	18			
1.5	5.3	When Using a Top-level Model	20			
2.	INSTA	LLATION	22			
2.1	Installi	ing Embedded Target	22			
2.1	1.1	Package	22			
2.1	1.2	Procedure	22			
2.2	Uninst	alling Embedded Target	22			
2.3	Deletii	ng a License	23			
3. FUI		NS	24			
3.1	Overv	iew	24			
3.2	Execu	ting PIL Simulation for Subsystem Code Generation Target Block	26			
3.2	2.1	Generating a Test Environment	26			
3.2	2.2	Executing PIL Simulation	43			
3.2	2.3	Debugging Generated Code during PIL Simulation	44			
3.2	2.4	Re-executing Embedded Target	46			
3.2	2.5	Cleanup Embedded Target workspace after PIL Simulation	46			
3.3	Execu	ting PIL Simulation for Reference Code Generation Target Model	47			
3.3	3.1	Generating a Test Environment	47			
3.3	3.2	Debugging Generated Code during PIL Simulation	55			

3.	3.3	Re-executing Embedded Target	57
3.5	3.4	Cleanup Embedded Target workspace after PIL Simulation	57
3.4	Execu	uting PIL Simulation for Top-level Code Generation Target Model	58
3.4	4.1	Generating a Test Environment	58
3.4	4.2	Debugging Generated Code during PIL Simulation	59
3.4	4.3	Re-executing Embedded Target	59
3.4	4.4	Cleanup Embedded Target workspace after PIL Simulation	60
3.5	Verify	ing Algorithms of Code Generation Targets	61
4. ER		IESSAGES	63
4.1	Overv	<i>i</i> ew	63
4.2	Errors	s Detected in Configuration Parameters Dialog Box	63
4.3	Errors	s at Build	66
4.4	Errors	s during Starting CS+/e ² studio and Downloading	67
4.5	Errors	s during PIL Simulation	69
4.6	Errors	s during Model Conversion	70

1. GENERAL

This chapter provides an overview of the functions of "Embedded Target (Processor in the Loop Simulation System)".

1.1 Overview

Embedded Target facilitates the verification of algorithms in embedded models by generating a test environment automatically in Processor in the Loop Simulation System (hereafter referred to as PILS).





Remark Embedded Target executes operations (1) to (5) in the above figure automatically.



1.2 Features

This section lists the features of Embedded Target.

1. Generation of test environment

The following processing operations, which are necessary to generate a test environment for PIL simulation, can be executed automatically. The processing operations vary depending on the target for code generation: a Subsystem block, a reference model or a top-level model.

- A. Subsystem block
 - a. Generation and replacement of a block for PIL linking
 - b. Generation of C source files
 - c. Start-up of CS+/e² studio
 - Registration of C source files
 - Property setting
 - Generation of a load module
 - Connection of a debug tool
 - Download of a load module
 - d. PIL simulation is executed manually after generation of a test environment.
- B. Reference model or top-level model
 - a. PIL mode specification (Set it beforehand when creating a model)
 - b. Generation of C source files
 - c. Start-up of CS+/e² studio
 - Registration of C source files
 - Property setting
 - Generation of a load module
 - Connection of a debug tool
 - Download of a load module
 - d. PIL simulation (Executed automatically after generation of a test environment
- 2. Algorithm verification

PIL Simulation, which is sequentially executed in combination with MATLAB[®]/Simulink[®] and CS+/e² studio, enables the verification of algorithms for the load module generated by embedded models. The load module can be executed on 1 core (hereafter, referred to as Single-Core PIL Simulation) depending on the hardware capability of the target device.

3. Measure the algorithm performance of embedded models

Embedded Target supplies the execution time measurement (hereafter, referred to as Performance Measurement) of the PIL Simulation by executing the load module, generated by embedded models, on CS+/e² studio. The measurement result (automatically saved in file format) provides different execution time information in according to the PIL Simulation mode and the measurement method.

4. Multiple code generation targets (block and model)

The following code generation targets are supported:

- Subsystem block
- Reference model
- Top-level model



1.3 Operating Environment

Below descriptions are the system requirements for Embedded Target.

1. Hardware environment

Operating system recommended)	$Microsoft^{\$}$ Windows^{\\$} 10 (64-bit) and Microsoft Windows^{\\$} 11 (64-bit) (Windows^{\\$} 10 is
Processor	1 GHz or higher (supporting hyper-threading or Multi-Core CPU)
Main memory	4 GB or more is recommended Software environment

2. MATLAB® and Simulink® products (from The MathWorks, Inc.)

MATLAB®	R2018b, R2021b to R2024b (R2024b is recommended)
Simulink®	Same as above
Stateflow®	Same as above
MATLAB [®] Coder™	Same as above
Simulink [®] Coder [®]	Same as above
Embedded Coder®	Same as above

3. MEX-file compiler

MEX-file is the interface that invokes C library from MATLAB[®]. MEX-file compiler is used to compile MEX files.

Embedded Target has been tested with the following compilers as the MEX file compiler for Windows[®] 10:

- Microsoft Visual C++ 2015 compiler (from Microsoft Corporation) (for MATLAB® R2018a)
- Microsoft Visual C++ 2019 compiler (from Microsoft Corporation) (for MATLAB® R2021b to R2024b)
- Microsoft Visual C++ 2022 compiler (from Microsoft Corporation) (for MATLAB® R2022a to R2024b)
- MinGW 6.3 C/C++ (distributed by mingw-w64) (only when using MATLAB® R2018b to R2024b)
- MinGW 8.1 C/C++ (distributed by mingw-w64) (only when using MATLAB[®] R2023a to R2024b)

Reference: System Requirements & Platform Availability <u>https://www.mathworks.com/support/requirements/matlab-system-requirements.html</u>

4. IDE (from Renesas Electronics)

CS+	V8.13.00
e ² studio	2024-10, 2025-01

5. Building environment (for generating a load module)

CC-RX	Included with CS+ V8.13.00 or later (from Renesas Electronics) Installed along with e ² studio (from Renesas Electronics)
CC-RL	Included with CS+ V8.13.00 or later (from Renesas Electronics) Installed along with e ² studio (from Renesas Electronics)
GNU ARM Embedded	(version: 13.2.1.arm-13-7 or later)

Remarks

- 1. For the MATLAB[®] and Simulink[®] products, an environment is constructed by using option products corresponding to the versions of MATLAB[®] and Simulink[®] being used.
- 2. When installing MATLAB[®], it is recommended that the installation folder is changed to other than the folder for UAC (user account control). Depending on the version of MATLAB[®] in use, if the installation



folder is the folder for UAC such as "<system drive>: \Program Files", a problem such that MEX cannot be built or the MATLAB[®] path cannot be saved may occur.

- 3. The IDE is CS+ or e^2 studio.
- 6. Debug Tools

Emulator E1, E2, E2 Lite, E20, EZ Emulator (For RL78 only), COM Port (For RL78/G23 and RL78/G24 only) (from Renesas Electronics),

J-Link (For RA device family and some device series of RX on e² studio only)

Simulator (Excluded RA devices family) (from Renesas Electronics)

Remark The simulator is included with CS+/e² studio

7. MATLAB[®], MATLAB[®] Coder[™], Simulink[®] Coder[™], Embedded Coder [®] are trademark or registered trademark of the MathWorks, Inc.

(https://www.mathworks.com/company/aboutus/policies_statements/trademarks.html)

Microsoft[®], Windows[®], Visual C++[®] are registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.

(https://www.microsoft.com/en-us/legal/intellectualproperty/trademarks/en-us.aspx)



1.4 Feature Use Cases Policy

Embedded Target offers various features verifying algorithm of embedded models. Some features require specific license, which was registered with Renesas Electronics. This chapter describes use cases of these features.

1.4.1 License Policy

The following indicates list of features requiring specific licenses, which were registered with Renesas Electronics:

- Single-Core PIL Simulation on RX devices (Embedded Target for RX)
- Single-Core PIL Simulation on RL78 devices (Embedded Target for RL78)
- Single-Core PIL Simulation on RA devices (Embedded Target for RA)

Renesas Electronics offers flexible license policy in Embedded Target. You can choose some of these above features based on your demand.

When you own above license type, below operation are available:

- Single-Core PIL Simulation on RX devices
- Single-Core PIL Simulation on RL78 devices
- Single-Core PIL Simulation on RA devices
- Generating Load Module by:
 - For RX and RL device family: By Renesas Compiler
 - For RA devices family: By GNU ARM Embedded Compiler

1.4.2 Feature Use Cases

1.4.2.1 Target Devices for PIL Simulation

Embedded Target supports to verify algorithm of embedded models by PIL Simulation on various Renesas MCU families including RX, RL78, RA.

The PIL Simulation on RX, RL78, RA MCU families is required valid licenses, which was registered with Renesas Electronics. The license types are PIL Simulation modes offered by Embedded Target. For details of PIL Simulation modes, refer to Chapter 1.4.2.3 Target MCU

1.4.2.2 Build Tools for Target Devices

The Load Module, which is generated from embedded models, can be generated by Renesas Compilers for RX, RL78 device family and GNU ARM Embedded for RA device family. This feature is free-of-charge in Embedded Target.

1.4.2.3 Target MCU

Depending on a hardware capability of target device for PIL Simulation, Embedded Target offers to Single-Core Target MCU. The Target MCU denotes the number of cores that a load module can execute on during the PIL Simulation:

• Single-Core PIL Simulation: the load module can execute on 1 core of the target device. This feature can be used on all supported MCU families by Embedded Target



All of target MCU require valid licenses.

The Single-Core MCU:

- RX devices require "Embedded Target for RX" license.
- RL78 devices require "Embedded Target for RL78" license.
- RA devices require "Embedded Target for RA" license.
 - Remark Embedded Target offers methods to measure the performance of algorithms on embedded models. These methods are included in according to Target MCU. For details, refer to Chapter 3.5 Verifying Algorithms of Code Generation Targets

1.4.3 License Management Model

Use the Renesas License Manager included in CS+ for managing licenses of Embedded Target. A license is made valid by using the Renesas License Manager to add the license key that was provided when purchasing the product. If CS+ is not installed, please install Renesas License Manager standalone.



1.5 Basic Usage

The usage is different depending on the code generation target: a Subsystem Block, a Reference model or a Top-level model. The usage for each of the cases is described below. Refer to the description according to the Simulink[®] model being used.

1.5.1 When Using a Subsystem Block

When the target for code generation is a Subsystem block, use Embedded Target in accordance with the following procedure.

1. Create a Simulink[®] model. Convert the code generation target blocks to the Subsystems and group them into a single Subsystem block.



Figure 1-2. Subsystem Model

2. Use the configuration dialog box to set necessary parameters for generation of codes and a test environment.

	pss/Cenfiguration (Active) — D X			
Search		Q Search		
Solver	Hardware board: Determine by Code Generation system target file	Solver	Target selection	
Data Import/Export	Code Generation system target file: ecplis.ic	Data Import/Export	System target file: ecpils tic	Browse
ath and Data Types agnostics	Device vendor: Renesas	Math and Data Types		
ignostics rdware Implementation		 Diagnostics Hardware Implementation 	Language: C	-
del Referencing	* Device details	Model Referencing	Description: Embedded Target	
mulation Target	Number of bits Largest atomic size	Simulation Target	Build process	
de Generation	char: 8 short 16 int: 32 integer: Char •	▼ Code Generation		
Optimization	long: 32 long long: 64 float: 32 floating-point: None	Optimization	Generate code only	
leport		Report	Package code and artifacts Zip file name: </td><td></td></tr><tr><td>comments
dentifiers</td><td>double: 64 native: 32 pointer: 32</td><td>Comments
Identifiers</td><td>Makefile configuration</td><td></td></tr><tr><td>ustom Code</td><td>size_t 32 ptrdff_t 32</td><td>Custom Code</td><td>Generate makefile</td><td></td></tr><tr><td>terface</td><td>Byte ordering: Little Endian</td><td>Interface</td><td></td><td></td></tr><tr><td>ode Style</td><td></td><td>Code Style</td><td>Template makefile: ecpils.tmf</td><td></td></tr><tr><td>rification</td><td>Shift right on a signed integer as arithmetic shift</td><td>Verification</td><td>Make command: make_rtw</td><td></td></tr><tr><td>mplates</td><td>Support long long</td><td>Templates</td><td></td><td></td></tr><tr><td>ode Placement
ata Type Replacement</td><td></td><td>Code Placement
Data Type Replacement</td><td>Code generation objectives</td><td></td></tr><tr><td>mbedded Target Options</td><td></td><td>Embedded Target Options</td><td>Prioritized objectives: Unspecified</td><td>Set Objective</td></tr><tr><td></td><td></td><td>Citeron anger options</td><td></td><td></td></tr><tr><td></td><td></td><td></td><td>Check model before generating code: Off</td><td>Check Model</td></tr><tr><td></td><td></td><td></td><td>* Advanced parameters</td><td></td></tr><tr><td></td><td></td><td></td><td>Custom FFT library caliback: <empty></td><td></td></tr><tr><td></td><td></td><td></td><td></td><td></td></tr><tr><td></td><td></td><td></td><td>Custom BLAS library callback: 	
			Custom LAPACK library callback: <emply></emply>	
			Post code generation command: comply>	
			Verbose build	
			Retain .rtw file	
nfiguration Parameters: DataTyp	per/Configuration (Active) — 🗆 X	Configuration Parameters: Sub_Fib Senarch	onacci/Configuration (Active)	OK Cancel Help
	sex/Configuration (Active) - D X	Q Search		
earch		Q Search Solver Data Import/Export	IDE Tarpat: (CS+	
nfiguration Parameters: DataTyp Boarch Iver Iver	Code profiling	Q Search Solver Data Import/Export Math and Data Types	IDE Target: CB+	
iearch wer ta Import/Export		Q. Search Solver Data Importitizyport Math and Data Types • Diagnostics Hardware Implementation	IDE Target: [CS+] Une obtait IDE Install Directory IDE Instal Decision; [C-Program Fire (#8)/Revises Electronics/CS+CC	
ioarch wer	Code profiling	Q. Search Selver Data ImportExport Math and Data Types > Diagnostics Hardware Implementation Model Referencing	IDE Target: CB+	
icarch Wer ta Import/Export th and Data Types ignostics robuse Implementation	Code profiling Interare task reaction free Manuare function execution free	Q. Search Solver Data Importitizyport Math and Data Types • Diagnostics Hardware Implementation	Et: Target: (C8+ Use default CE Instal Directory Et Instal Decktory: Or/Program File (dH)/Baresas Electronica/CS+CC Beent CE Instal Decktory	
ioarch Wer ta Import/Export th and Data Types gnostics rdware Implementation del Referencing	Code putiling Measure function encodes times Workspaces variable (association/huma) Workspaces variable (association/huma)	Sever Sever Data Import/Doport Mah and Data Types Disgnostics Hardware Implementation Model Referencing Simulation Optimization Optimization	Eff: Tegel: Gill- tegel: Gill- tegel: Tegel: Gill- Stand Data (Tegel: Tegel:	
oarch ver a Import/Export th and Data Types gnostics dware Implementation del Referencing futation Tanget	Code profiling Interare task reaction free Manuare function execution free	Severch Selver Data ImportDaport Moh and Data Types Diagnostics Hardware Implementation Model Referencing Simulation Target * Code Generation	Dit Torget GSF Die Beget GSF Die Beget GSF Been Gelt Gewang Versiehen Bestimmen Deutsveren GB+OC Been GE Gewang Versie Minister Galaufs Begen Anne. 195 er allem Galaufs Begen Anne. 195	
ver a import/Export h and Data Types gnostics dware implementation sel Referencing ulation Target le Ganeration	Cole profileg desaver task resolution from Manazer task resolution from Manazer task resolution from Workspaces multitle "secondarity-tasks" decision overage for the S. et PAL	Senarch Schwer Bachwer Backwer Bate Import/Disport Marth and Data Types Diagnostis Model Referencing Simulation Target Code Generation Copfination Report Nodel Referencing Model Referencing Report Schwarthens Marthens	DE Tregal (94- De dobat DE Held Decky De dobat DE Held Decky DE Inad Decky (10-Program Princ)(00)/Renease Electrowa/CB-CC Deckymerk Decky Princ) Media Ubarbase Decky Princ Media Ubarbase Decky Princ) Media Ubarba	
erch ef in montExport h and Drate Types prostics fearer Intglementation all Referencing utation Target e Generation pfimization eport	Code putting	Steerch Sorve Date Impositioport Math and Date Types Handware Imposition Handware Imposition Handware Imposition Manual Cate Types Code Generation Codermation Codermation Commente Commente Commente Manual Commente Manual	DDT togel CH- C bis abd Disor	
er er simport/Export simport/Export simport/Export simplementation baran (rightmentation simplementat	Code putting	Search Sorve Date Inopol(Export Mon and Care Type House Inopol(Export Mon and Care Type House Inopol(Export Model Referencing Binutation Target Code Censulation Report Comments Marriage Code Big/e	DE Tregal (94- De dobat DE Held Decky De dobat DE Held Decky DE Inad Decky (10-Program Princ)(00)/Renease Electrowa/CB-CC Deckymerk Decky Princ) Media Ubarbase Decky Princ Media Ubarbase Decky Princ) Media Ubarba	
erch er amportExport hand Data Types prostics dware Implementation al Rafenencing Justion Target e Generation eport comments enfilters	Code putting	Snewch Snewch Schwer Schwer	EXE target CFF U to do do CFF and Directory EXE transl Directory Execution CFF and Directory Execution CFF and Directory Execution CFF and Directory Execution Executi	
erch ef importExport importExport image Trajkmentation in Referencing fation Target e Generation point summants entitiers storm Code	Code putting	Search Search Solver Date InsportExport Monta and Date Markana Carlo Santa Santa	CE tappe Gra- Grand Carlory C Program Ins. (MPResease Encloses) CB+CC Interest Carlory V (Program Ins. (MPResease Encloses) CB+CC Interest CB-Interest Program Interest Program Ins. Interest Program Ins	
arch er importExport hand Dela Types prostics hand Dela Types prostics distant Imperentiation distant Imperi distant Imperi distant dist	Code putting	Snewch Snewch	Die Torgel GF- II bie deb Zie held Dierery Debend Dierery - Omgen Him (HP/Henses Buchynex/GH-CC Inter-CC (Hense Checkery) Under Weckson Orientry Inter State Antonio Marcol Ministry Antonio Antonio Ministry Antonio	
arcch ter ImportExport and Data Types prostics tareal Inglementation tal Referencing utation Target e Generation opport comments entitiers suttime Code terface de Styte	Code putting	Search Scare	Ext bayes CFF U but adD head D head D head on the offer than a the offer of the offer offe	
arch ver ImportSport ImportSport ImportSport ImportSport ImportSport Import I	Code putting	Search Scare	Dit Tagal CF- C bis abd Dissol CF- bis Dirad Dissol CF- Bisline CE-bislo CF- Bisline CH- Bisline CH- Bi	
erch er ImportExport and Data Types and Data Types notics and Data Types notics and Data Types and Placement and Placement	Code putting	Search Scare	Eth Torget SFF I Der Bendel Chernik Dereckry Bendel Chernik Chernik Server Bendel Chernik Server Bendel Chernik Server Bendel Chernik Server Bendel Se	
rech reportExport and Data Types ootics and Data Types ootics oo	Code putting	Search Scare	Dif beget 61% Use das Denstry Ethods Ethods Denstry	
inch importExport and Data Types codics and IData Types codics c	Code putting	Search Scare	Der tragel GF- Die besche ZEI hief Derechty Der bend Desseny, Omgen Hen (HR)Henses Bestynesch+oc Derecht Zeiter (2000) Bester Zeiter (2000) Bester Zeiter (2000) Bester Zeiter (2000) Bester Zeiter (2000) Der Mach (2000)	
inch importExport and Data Types codics and IData Types codics c	Code putting	Search Scare	Ext bayek 65% U bio stable CE haad Denotry Ext band Ext band Denotry Ext band E	
rech reportExport and Data Types ootics and Data Types ootics oo	Code putting	Search Scare	Der tragel GF- Die besche ZEI hief Derechty Der bend Desseny, Omgen Hen (HR)Henses Bestynesch+oc Derecht Zeiter (2000) Bester Zeiter (2000) Bester Zeiter (2000) Bester Zeiter (2000) Bester Zeiter (2000) Der Mach (2000)	
erch in gort/Export and Data Types notics and	Code putting	Search Scare	Die Tangel GFF Die Nach ZE hand Dewory Die Danad Dewory, Gringen Hen (HR)Henses Dastroen GF+CC Jeffent GE Kandt Dewony, Weckgean Olevery, NA Jefent Oleverson Dewony, and	
erch in gort/Export and Data Types notics and	Code putting	Search Scare	Ext hoyal GSF U bits de la de	
erch in gort/Export and Data Types notics and	Code putting	Search Scare	Ext baget 61% Use data Density Debend Density C-Progen Pres of Official Density Debend Density D	
inch importExport and Data Types codics and IData Types codics c	Code putting	Search Scare	Der tragel GF- I ber aber ZE hatel Derechy Der bead Derechy - Seren Zeit Seren Frei offerfresses Destruerech+co Seren Zeit Seren Seren Seren Seren Jehner Wecksen Derechy - Seren Zeit Seren Seren Seren Seren Seren Seren Seren Seren Seren Seren Terrecht Seren	
erch in gort/Export and Data Types notics and	Code putting	Search Scare	Ext hospit GSF I be abad Deckny, Co ² mgen Fine (Riffermas) Dechronoc0+CO Better (Edward) Person (Paris and Person (Pa	
arch ar ImportExport and Data Types nostics wave Instimentation il Referencing tation Target Generation of Generation soft entersis ent	Code putting	Search Scare	Ext bayes 61% U bis add Density C-Fragment Pres of Officeses Destruces C-Fragment Pres of Destructions Pres	
erch in gort/Export and Data Types notics and	Code putting	Search Scare	Extrapat CEI I Use data CEI Instit Omgen Prin (ORF)Instant Distrywork/B+CC Die bead Dessays, Cymae Prin (ORF)Instant Distrywork/B+CC Instit CEI Instit Distrikty, I Instit Distrywork, PAR Instit Distrywork, PAR Insti Distrywork, PAR Instit Distrywork, PAR Instit	
arch ar ImportExport and Data Types notics and Data Types and Dat	Code putting	Search Scare	Ext bayes 61% U bis add Density C-Fragment Pres of Officeses Destruces C-Fragment Pres of Destructions Pres	

Figure 1-3. Configuration Parameters setting



3. Execute the ecpils_build command in the MATLAB[®] command window to generate codes and to generate a PIL test environment. Generate a C source code and start CS+/e² studio. The Simulink[®] model replaces the generated block for PIL sequential execution with the Subsystem block.



Figure 1-4. Flow of Embedded Target Processing, Case: Subsystem

4. Start simulation using the Simulink[®] model to execute PIL simulation.



Figure 1-5. Flow of PIL Simulation, Case: Subsystem



1.5.2 When Using a Reference Model

When the target for code generation is a reference model, use Embedded Target in accordance with the following procedure.

1. Create a Simulink® model. The target for code generation is a Model block.



Figure 1-6. Reference Model

2. Use the configuration dialog box to set necessary parameters for generation of codes and a test environment.



Figure 1-7. Configuration Parameters setting



3. Set PIL mode for the Model block.

Dia ala	Parameters	Madal					×
		Model					
- Model Re	eference						
Reference	e the spec	ified model.					
Main	Instance	e parameters					
Model	name:						
DataT	ypesRef				Browse	Open Model	
Simula	tion mode	Processor-in	-the-loop) (PIL)		•	
Code in	nterface:	Model referen	ce			•	
Model	events sim	ulation:					
Sho	w model ir	itialize port					
Sho	w model te	erminate port					
Sch	edule rates						
0		C	Ж	Cancel	Help	Apply	/

Figure 1-8. Block Parameters setting

4. Start simulation using the Simulink[®] model. Code generation, test environment generation and PIL simulation are executed automatically.



Figure 1-9. Flow of Embedded Target Processing, Case: Reference Model



1.5.3 When Using a Top-level Model

When the target for code generation is a top-level model, use Embedded Target in accordance with the following procedure.

1. Create a Simulink[®] model. The target for code generation is a top-level model.



Figure 1-10. Top-level Model

2. Use the configuration dialog box to set necessary parameters for generation of codes and a test environment.

Configuration Parameters: DataT	yperRef_top/Configuration (Active) — 🗆 🗙	Configuration Parameters: DataTypesRef_top/	p/Configuration (Active)	- 🗆 ×
Q Search		Q Search		
Solar Data IsgottSpatt Man da Da Types Data IsgottSpatt Mod Resentation Simulan Ingut Cablecentes Cabl	Intrivense back Determining for Concentration system target file Cools Generation system target file Device sender Manaes	Disk ImportCigent Lange Math and Dispess 7, System 1 Gigenetics Mark Star Star Dispess 7, System 2 Good Generation Decision Control Code Generation Code Generatio	spite	Set Objective.
	OK Cancel Help Apply		OK Can	el Help Apply



Figure 1-11. Configuration Parameters setting



3. Set PIL mode for the Simulink[®] model.



Figure 1-12. PIL Mode Setting

4. Start simulation using the Simulink[®] model. Code generation, test environment generation and PIL simulation are executed automatically.



Figure 1-13. Flow of Embedded Target Processing, Case: Top-level Model



2. **INSTALLATION**

This chapter explains how to install and uninstall Embedded Target.

2.1 Installing Embedded Target

Described below is the information about the Embedded Target package and the installation procedure.

2.1.1 Package

The following installation file is necessary to install Embedded Target.

• Renesas_Embedded_Target_<version information>_Setup.exe

After installed Embedded Target, the programs, documents, and samples are in the following folder structure.

<version information="">\</version>	et\	A set of Embedded Target programs
	et\plugins\IronPython	A package of IronPython 2.7.4
	smp\	Sample models

2.1.2 Procedure

See the Quick Started Guide and complete installation, license addition, and making initial settings.

2.2 Uninstalling Embedded Target

Proceed as follows to uninstall Embedded Target.

1. Start MATLAB[®] and remove the <Embedded Target installation folder>\<version information>\ EmbeddedTarget folder using the Set Path dialog box.

Set Path	- 0	>
All changes take effect imme	diately.	
	MATLAB search path:	
Add Folder	C:\Renesas_Embedded_Target\V6.08.00\et	^
Add with Subfolders	C:\Users\a5131333\Documents\MATLAB C:\Program Files\MATLAB\R2024b\toolbox\matlab\addon enable disable manageme	n#\.
	 C.\Program Files\MATLAB\R2024b\toolbox\matlab\addon_enable_oisable_manageme C:\Program Files\MATLAB\R2024b\toolbox\matlab\addon_updates\matlab 	nu
	 C:\Program Files\MATLAB\R2024b\toolbox\matlab\addon_updates\matlab C:\Program Files\MATLAB\R2024b\toolbox\matlab\addons 	
Move to Top	C:\Program Files\MATLAB\R2024b\toolbox\matlab\addons common\matlab	
	C:\Program Files\MATLAB\R2024b\toolbox\matlab\addons desktop registration	
Move Up	C:\Program Files\MATLAB\R2024b\toolbox\matlab\addons install location\matlab	
Move Down	C:\Program Files\MATLAB\R2024b\toolbox\matlab\addons product	
	C:\Program Files\MATLAB\R2024b\toolbox\matlab\addons_product_support\matlab	
Move to Bottom	C:\Program Files\MATLAB\R2024b\toolbox\matlab\addons_registry\matlab	
	C:\Program Files\MATLAB\R2024b\toolbox\matlab\addons_sidepanel\matlab	
	C:\Program Files\MATLAB\R2024b\toolbox\matlab\addressbar_plugins\browse_for_fo	lde
	C:\Program Files\MATLAB\R2024b\toolbox\matlab\addressbar_plugins\cd_up_one_dir	_ <mark>bι</mark>
	C:\Program Files\MATLAB\R2024b\toolbox\matlab\appcontainer	
	C:\Program Files\MATLAB\R2024b\toolbox\matlab\appdesigner\app_artifact_generate	or 🧹
Remove	<	>
	Save Close Revert Default He	elp

Figure 2-1. Set Path Dialog Box



 Delete the <Embedded Target installation folder>\<version information> folder and delete the files in <MATLAB[®] install folder>\bin\win64\ (when using MATLAB[®] 64-bit versions) which has been copied in installation.

2.3 Deleting a License

A license can be deleted by the Renesas License Manager. When changing the PC in use, delete the license and then register the license in the new PC.



3. FUNCTIONS

This chapter describes the functions provided by Embedded Target.

3.1 Overview

Embedded Target provides the functions to generate a test environment and to verify algorithms.

Embedded Target generates a test environment in cooperation with the Embedded Coder®.

Code can be generated for three kinds of targets: a subsystem block, a reference model, and a top-level model. The procedure to generate a test environment is different in these three kinds.

Table 3-1. Three Kinds of Code Generation Targets

Code generation target	Subsystem block	Reference model	Top-level model
Input/output for generated code	Uses an I/O port of the subsystem block.	Uses an I/O port of the model block.	Uses the MATLAB [®] workspace variable.
PIL sequential execution	Performs PIL sequential execution by replacing the subsystem block with the block for PIL sequential execution.	Sets the PIL mode for the model block and performs PIL sequential execution.	Sets the PIL mode for the model and performs PIL sequential execution.

1. When the target for code generation is a subsystem block

A block for PIL sequential execution is generated from the Subsystem block and verification is performed by replacing that block with the Subsystem block.

- a. Generate the block for PIL sequential execution from an embedded model using a C code generation tool (Embedded Coder[®])
- b. Replace the block for PIL sequential execution with an embedded model Subsystem block
- c. Generate C source files from an embedded model using a C code generation tool (Embedded Coder®)
- d. Start CS+/e² studio
- e. Register the generated C source files in the CS+/ e^2 studio project
- f. Select the debug tool to use when running PIL simulation
- g. Generate a load module from the C source files using the build function of the build tool of CS+/e² studio
- h. Download the generated load module into the debug tool
- i. Information obtained from PIL simulation allows you to verify the algorithms in an embedded model



2. When the target for code generation is a top-level model or a reference model

When the target for code generation is a top-level model or a reference model, a test can be performed by setting PIL mode before running simulation, unlike when the target is a Subsystem block. Once a test is started, C source files and a CS+/e² studio project file are generated automatically. A test is performed by using them for communication with CS+/e² studio.

- a. Prepare a top-level model or a reference model
- b. Set the configuration parameters
- c. Specify PIL mode as simulation mode
- d. Generate C source files from an embedded model using a C code generation tool (Embedded Coder®)
- e. Start CS+/e² studio
- f. Register the generated C source files in the CS+/e² studio project
- g. Select the debug tool to use when running PIL simulation
- h. Generate a load module from the C source files using the build function of the build tool of CS+/e 2 studio
- i. Download the generated load module into the debug tool
- j. Information obtained from PIL simulation allows you to verify the algorithms in an embedded model

Sections of "Executing PIL Simulation for Subsystem Code Generation Target Block", "Executing PIL Simulation for Reference Code Generation Target Model", and "Executing PIL Simulation for Top-level Code Generation Target Model" describe the cases when the target of code generation is the subsystem block, the reference model and the top-level model, respectively.



3.2 Executing PIL Simulation for Subsystem Code Generation Target Block

The following describes how to generate a test environment necessary for PIL simulation when the target for code generation is a subsystem block.

3.2.1 Generating a Test Environment

This section explains how to generate a test environment necessary for PIL simulation.

The explanation uses a sample model DataTypes.slx provided with Embedded Target for Single-Core PIL Simulation modes.

3.2.1.1 Prepare debug configuration for Non-secure with Secure Bundle for RA family

To execute PIL Simulation with RA TrustZone[®] Non-Secure project successfully, which needs to refer to the smart bundle (*.sbd) file of RA TrustZone[®] Secure project type. So, in this section describes how to generate RA TrustZone[®] Secure project and necessary settings to do this.

- Step 1: Open e² studio, create project RA TrustZone[®] Secure project using the following link: <u>Generating an RA Secure Project for e² studio</u>.
- Step 2: Connect to the target device. Select [Menu Bar] > [Run] > [Renesas Debug Tools] > [Renesas Device Partition Manager].

In [Renesas Device Partition Manager] > Select [Device Family] is "Renesas RA" > Check on checkbox [Initialize device back to factory default] > Click "Run" and "Close" as below images:

				😨 Renesas Device Partition Manager 📃
	Run History Run As Run Configurations	F11 >	Renesas Device Partition Manager TraceX Tracealyzer	
*	Debug History Debug As Debug Configurations Breakpoint Types	>		Debugger supply voltage (V): 0 Connection Speed (bps for SCI, Hz for SWD): 9600
100 100 100 100 100 100 100 100 100 100	 Toggle Breakpoint Toggle Line Breakpoint Toggle Watchpoint 	Ctrl+Shift+B		Debug state to change to: Non-secure Software Development Memory partition sizes Use Renesas Partition Data file Code Flash Secure (KB) Code Flash NSC (KB) 29
			1	Show Command Line Run

Figure 3-1. Renesas Device Partition Manager for RA TrustZone® Secure

- Step 3: Build & Download RA TrustZone[®] Secure project on Step 1.
 Smart Bundle file (*.sbd) is generated in the same folder as the build target during this build.
- Step 4: Terminate current debug session.



Step 5: Disconnect and re-connect to the target device. Select [Menu Bar] > [Run] > [Renesas Debug Tools] > [Renesas Device Partition Manager].
 In [Renesas Device Partition Manager] > Select [Device Family] is "Renesas RA" > Uncheck on checkbox [Initialize device back to factory default] > Check on checkbox [Change debug state] > Select [Debug state to change to] is "Non-secure Software Development" > Click [Run] and [Close] as below

images:

						Renesas Device Partition Manager			×
						① Enter a value for Action and Emulator type			
Renesas Views	Run	Window Help				Device Family Renesas RA \vee			^
		Renesas Debug Tools	>		Renesas Device Partition Manager	Action			
		Run Debug	Ctrl+F11 F11	r P		Read current device information Set TrustZone secure / non-secure bound	Change debug state aries Initialize device back to factory default		
	0	Run History Run As Run Configurations	>			Target MCU connection: Connection Type:	J-Link ~ SCI ~		
		Debug History Debug As Debug Configurations	>			Emulator Connection: Serial No/IP Address: Debugger supply voltage (V):	Serial No V		ł
		Breakpoint Types	>			Connection Speed (bps for SCI, Hz for SWD)	9600		
	0 67 0	Toggle Breakpoint Toggle Line Breakpoint Toggle Watchpoint Toggle Method Breakpoint	Ctrl+Shift+B			Debug state to change to: Mernory partition sizes Use Renesas Partition Data file	Secure Software Development Secure Software Development Non-secure Software Development Non-debugging state		
		Skip All Breakpoints Remove All Breakpoints					B	rowse	
		External Tools	>			Code Flash Secure (KB) 3 Code Flash NSC (KB) 29			
						29 29 29	Show Command Line	Run Close	

Figure 3-2. Renesas Device Partition Manager for RA TrustZone® Non-Secure

• • Step 6: Close e2 studio.

3.2.1.2 Embedded Model Subsystem

Convert embedded model blocks from which a C source file will be generated to a subsystem.

Remark In the sample models provided with Embedded Target, blocks have already been converted to subsystems. Therefore, there is no need to convert blocks in the sample models to subsystems.

The following table shows the block name of the subsystem in the sample model.

Table 3-2. Subsystem Block Name

Sample model name	Code generation target	Subsystem block name
DataTypes.slx	Subsystem block	DataTypes_PIL

3.2.1.3 Setting configuration parameters

Embedded Target implements execution of test environment generation by interworking with Embedded Coder[®]. Therefore, it is necessary to check/set Embedded Coder[®] options when using the test environment generation functions provided by Embedded Target.

1. Open the Configuration Parameters dialog box



Select [Model Configuration Parameters] from the [Simulation] menu in the DataTypes window to open the Configuration Parameters dialog box.

2. Set [Hardware Implementation] options

Select [Hardware Implementation] in the [Select] area and select [Renesas] for [Device vendor]. Then make the settings described below and click the [Apply] button.

[When using RX]

```
Select [RX] for [Device type].
```

Select [Little Endian] or [Big Endian] for [Byte ordering].

Configuration Parameters: DataTyp	es/Configuration	(Active)								-		×
Q Search												
Solver Data Import/Export Math and Data Types Diagnostics Hardware Implementation Model Referencing					get file		•	Device type: RX				•
Simulation Target	Number of b	pits						Largest atomic s	ize			
 Code Generation Optimization 	char: 8	3 sha	ort:	16	int:	32		integer:	Char		•	
Report	long: 3	32 Ion	g long:	64	float:	32		floating-point:	None		•	
Comments	double: 6	i4 nat	ive:	32	pointer:	32						
Identifiers Custom Code	size_t: 3	32 ptro	diff_t:	32								
Code Style Verification Templates Code Plecement Data Type Replacement Embedded Target Options	Shift righ	it on a signed integer .	as arith	metic shift								
								C	OK Cancel	Help	Ap	oply

Figure 3-3. [Hardware Implementation] Options for RX

[When using RL78 or RA]

Select [RL78] or [ARM Cortex] for [Device type] in MATLAB R2018b (or [ARM Cortex-M] for R2021b and latest).

[Byte ordering] is set as [Little Endian] and cannot be changed.



Configuration Parameters: Sub_Da	ata Types/Configuration (Active) – 🗆 X
Q Search	
Solver Data Import/Export Math and Data Types Diagnostics Hardware Implementation Model Referencing	Hardware board: Determine by Code Generation system target file Code Generation system target file: ecplis.tlc Device vendor: Renesas
Simulation Target	Number of bits Largest atomic size
▼ Code Generation Optimization Report Comments Identifiers Custom Code Interface Code Style Verification Templates Code Placement	char: 8 short: 16 int: 16 long: 32 long long: 64 float: 32 double: 64 native: 16 pointer: 16 size_t: 16 ptrdiff_t 16 ptrdiff_t 16 Byte ordering: Little Endian Signed integer division rounds to: Zero Zero Support long long
Data Type Replacement Embedded Target Options	OK Cancel Help Apply

Figure 3-4. [Hardware Implementation] Options for RL78

Q Search									_
Solver Data Import/Export			Netermine by Cod			target file			•
Math and Data Types	Code Genera	ation sy	ystem target file:	ecols ti					
Diagnostics	Device vend	or: AR	M Compatible			- D	evice type: ARM Co	ortex	-
Hardware Implementation	▼ Device del	tails							
Model Referencing Simulation Target	Number o	f bits					Largest atomic s	size	
 Code Generation Optimization 	char:	8	short:	16	int:	32	integer:	Long	
Report	long:	32	long long:	64	float	32	floating-point:	Double	
Comments	double:	64	native:	32	pointer:	32			
Identifiers	size_t	32	ptrdiff_t	32					
Custom Code Interface Code Style Verification Templates Code Placement Data Type Replacement Embedded Target Options		ght on	ittle Endian a signed integer i long	as arithm		Signed in	nteger division round	is to: Zero	•

Figure 3-5. [Hardware Implementation] Options for RA

Remark 1. Device type value in [Hardware Implementation] panel can be changed by setting Device Family value in [Embedded Target Options] panel. This result goes into effect after pressing "OK" or "Apply" button on [Embedded Target Options] panel.

2. The setting of Device Family value is enabled when [IDE Mode] value is Create Project on [Embedded Target Options] panel.

3. Set [Code Generation] options

Select [Code Generation] in the [Select] area. Then make the settings shown in the figure below and click the [Apply] button.



Search		
Solver		
Data Import/Export	Target selection	
Math and Data Types Diagnostics	System target file: ecpls.ttc Language: C	Browse
Hardware Implementation Model Referencing	Description: Embedded Target	
Simulation Target Code Generation	Build process	
Ode Generation Optimization Report Comments Identifiers Custom Code Interface Code Style Verification Templates Code Placement	Generate code only Cackage code and artifacts Zip file name: ">>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	
Data Type Replacement Embedded Target Options	Prioritized objectives: Unspecified	Set Objectives
	Check model before generating code: Off	Check Model

Figure 3-6. [Code Generation] Options

Remark The template make file (ecpils.tmf) will be overwritten according to selected Mex compiler (>>mex -setup).

4. Set [SIL and PIL Verification] or [Verification] options

Select [Code Generation] - [Verification] in the [Select] area. Then make the settings shown in the figure below and click the [Apply] button.

Configuration Parameters: DataTy	pes/Configuration (Active)			- 0		×
Q Search						
Solver Data Import/Export Math and Data Types • Diagnostics Hardware Implementation Model Referencing Simulation Target • Code Generation Optimization Report Comments Identifiers Custom Code Interface Code Style Verification Templates Code Placement Data Type Replacement Embedded Target Options	Code profiing Measure task execution time Measure function execution times: Off Workspace variable: executionProfile Code coverage for SIL or PIL Third-party tool: None C Enable portable word sizes Enable source-level debugging for SIL	Summary data only	•	Configu	e	
		OK Cancel	He	elp	Appl	ly

Figure 3-7. [Verification] Options



5. Set [Embedded Target Options]

Select [Code Generation] - [Embedded Target Options] in the [Select] area. Then make the settings shown in the figure below and click the [Apply] button.

Search		
Solver Data Import/Export Math and Data Types Diagnostics Hardware Implementation Model Referencing Simulation Target	IDE Target: CS+ Use default IDE Install Directory IDE Install Directory: C/Program Files (x86)/Renesas Electronics/CS+/CC Select IDE Install Directory Workspace Directory: INA	•
Code Generation Optimization Report Comments	Select Workspace Directory e2 studio Support Area: NA Select e2 studio Support Area DDE Mode; Create Project	
Identifiers Custom Code Interface Code Style	Template Project: IVIA Select Template Project	
Verification Templates Code Placement Data Type Replacement Embedded Target Options	Device Family: RX FSP Version: NVA Device Name: RSF51111AvEK Select Device Name Update Device List	•
	Byte Order: Little Endian Build Tool: Renease Compiler GNU ARM Embedded Version: N/A	v
	Project Type Application Smart Bundle: NVA Select Smart Bundle	v
	Debug Tool: E2 Main Clock Frequency (MHz): 0 Target MCU: Single-Core MCU	•
	Convert Model for Multi-Core MCU Debug Generated Code during PL Simulation Weasawee Security The Comparison of the Compa	
	Measurement Method: Performance Function Measurement Method: Performance Function Measurement Method: Performance Function Check Available Features	v
	About Embedded Target	

Figure 3-8. [Embedded Target Options] Settings

The following table shows the items in the [Embedded Target Options] pane.

Item name	Description		
IDE Target *1	Select the IDE which you want to use. IDE is CS+ (default) or e ² studio.		
[Use default IDE Install Directory] checkbox	This option sets the default IDE installation directory of selected IDE target to [IDE Install Directory] option.		
	 For CS+: "C:/Program Files (x86)/Renesas Electronics/CS+/CC" 		
	 For e² studio: "C:/Renesas/e2_studio" 		
	If the default IDE installation directory is invalid, this option is unchecked automatically and the value of [IDE Install Directory] option is changed to empty.		
IDE Install Directory *2	Specifies the folder where CS+/e ² studio has been installed (the folder where CubeSuiteW+.exe or e2studio.exe is stored) as an absolute path.		
[Select IDE Install Directory] button *2 *3	Clicking this button displays the dialog box for selecting the absolute path of the folder where the CS+/e ² studio is installed. Folder specifications made in the dialog box that is opened by this button are reflected in the [IDE Install Directory] field.		
Workspace Directory	Specifies the workspace folder where e ² studio project has been stored as an absolute path.		
[Select Workspace Directory] button *4	Clicks this button to display the dialog box for selecting the absolute path of the workspace folder of e ² studio. Folder specifications made in the dialog box that is opened by this button are reflected in the [Workspace Directory] field.		
e2 studio Support Area *5	Specifies the e ² studio support folder where e ² studio generates Integration Service API to drive it as an absolute path		



[Select e2 studio Support Area] button *6	Clicking this button to display the dialog box for selecting the absolute path of the e ² studio support folder. Folder specifications made in the dialog box that is opened by this button are reflected in the [e2 studio Support Area] field			
	Selects the type of project file that is loaded when the $CS+/e^2$ studio starts and whether a series of processing including download of a load module is performed after the $CS+/e^2$ studio start-up.			
IDE Mode *7	Create Project	The default CS+/e ² studio project file provided by Embedded Target is loaded (default).		
	Open Project	The CS+/e ² studio project file saved at the last exit is loaded.		
	Open Project & LM Download	The CS+/e ² studio project file saved at the last exit is loaded on start-up. Then, a load module is downloaded to the debug tool.		
	Template Project & LM Download	The CS+/e ² studio project file generated based on the CS+/e ² studio project file specified with [Template Project] is loaded on start-up. Then, a load module is downloaded to the debug tool.		
Template Project *8	When [Template Project & LM Download] is selected for [IDE Mode], use the [Select Template Project] button and specify the CS+ project file name or the e ² studio project folder which is used as a template with the absolute path.			
[Select Template Project] button *9	Displays the dialog box to specify the CS+ project file or the e ² studio project folder which is used as a template with the absolute path. The selected result is reflected to [Template Project].			
	Selects the series name of the microcontroller being used.			
Device Family *10	RX	Selects the RX family as the microcontroller series.		
	RL78	Selects the RL78 family as the microcontroller series.		
	RA *11	Selects the RA family as the microcontroller series.		
FSP Version	Specifies version of FSP beir	ng used to create RA family project.		
Device Name *12	Uses the [Select Device Name] button to specify the name of the microcontroller being used.			
[Select Device Name] button *13	Displays a list of microcontrollers, from which you can select the microcontroller that you are using. The selection is reflected in the [Device Name] field.			
[Update Device List] button *14	Updates the list of microcontrollers displayed by clicking [Select Device Name] button.			
	Selects the Byte Order of the microcontroller being used.			
Byte Order *15	Little Endian	Select the Little Endian as the Byte Order		
	Big Endian	Select the Big Endian as the Byte Order		
Build Tool *16	Selects the Build tool for CS+/e ² studio project, this indicates the compiler will be used to generate the load module.			
	Renesas Compiler	Selects any of Renesas compilers, which will b determined by CS+/e ² studio when creating new project.		
	GCC ARM Embedded Compiler	Selects any of GCC ARM Embedded compilers, which will be determined by e ² studio when creating new project for RA devices family.		
GNU ARM Embedded Version	Specifies version of GNU being used to create RA family project			



	Selects the Project Type.				
Project Type *17 *20	Application		Default value for RX, RL78 device in CS+		
	Executable		Default value for RX, RL78 device in e ² studio		
	Flat (Non-TrustZone®)		Default value for RA device family in e ² studio. Select the Flat (Non- TrustZone [®]) as the Project Type for RA device family		
	TrustZone [®] Secure		Select the TrustZone [®] Secure as the Project Type for RA device family		
	TrustZone [®] Non-Secure		Select the TrustZone [®] Non-secure as the Project Type for RA device family		
Smart Bundle *18 *20	Specifies the absolute path of family project.	of the Smart	Bundle (*.sbd) file of the RA device		
[Select Smart Bundle] button *19 *20	Clicking this button to display the dialog box for selecting the absolute path of the Smart Bundle (*.sbd) file. Smart Bundle (*.sbd) file specifications made in the dialog box that is opened by this button are reflected in the [Smart Bundle] field.				
	Selects a Debug Tool and connection type connecting to the target device				
	E2 (default)	Connects to the target device through E2 Emulator			
	E2 Lite	Connects to the target device through E2 Lite Emulator			
	COM Port	Connects to the target device through COM Port (For RL78/G23, RL78/G24 only)			
	Simulator *22	Uses Sim	Uses Simulator of the target device		
Debug Tool *21	E20(Serial)	Connects to the target device through E20 Emulator with Serial connection.			
Debug Tool *21	E20(JTAG)	Connects to the target device through E20 Emulator with JTAG connection.			
	EZ_Emulator *23	Connects to the target device through EZ Emulator			
	E1(JTAG)	Connects to the target device through E1 Emulator with JTAG connection.			
	E1(Serial)		to the target device through E1 with Serial connection.		
	J-Link	Connects Emulator	to the target device through J-Link		
Main Clock Frequency (MHz) *24	Sets main clock frequency of	f the target of	device		
Debug Generated Code during PIL Simulation			Measure Execution Time feature is disabled.		
	When checked	PIL Simulation could be interrupted by User's operation on CS+/e ² studio.			
	When not checked	Measure Execution Time feature can be enabled by User.			
		PIL Simulation could NOT be interrupted by user's operation on CS+/e ² studio.			



Measure Execution Time *22	When checked	Execution time is measured in verification of algorithm.		
	When not checked	Execution time is not measured in verification of algorithm and PIL simulation is performed at high speed (default).		
	Selects the Time Measurement method is being used.			
Measurement Method	Performance Function	The execution time of the load module which executes on CS+/e ² studio during the PIL Simulation is measured by using Performance Function of CS+/e ² studio debug tools.		
		This option is set automatically when [Device Family] are RL78, RX, RA and [Target MCU] is "Single-Core MCU".		
	Software Trace *26	The execution time of the e ² studio load module is measured by the debugging function of software trace during PIL simulation.		
Buffer Size	Specifies value of Buffer Size in range 1000 ~ 3000			
[Check Available Features] button *25	Displays list of available requiring features in Embedded Target System.			
[About Embedded Target] button	Displays version information and copyright information of Embedded Target.			

*1... When CS+ is selected for [IDE Target], the value of [IDE Install Directory] is changed to the default folder where CS+ has been installed, [Workspace Directory] and [e2 studio Support Area] are disabled.

Otherwise, when e² studio is selected for [IDE Target], the value of [IDE Install Directory] is changed to the default folder where e² studio has been installed, [Workspace Directory] and [e2 studio Support Area] are enabled.

- *2... When CS+/e² studio has not been installed in the folder specified with the dialog box (CubeSuiteW+.exe/e2studio.exe file does not exist in the specified folder), an error is output, and the information of the specified folder is not reflected in [IDE Install Directory].
- *3... When the [Use default IDE Install Directory] checkbox is checked, if the [Select IDE Install Directory] button is clicked, an error message displays.
- *4... When the [IDE Target] is "CS+", if the [Select Workspace Directory] button is clicked, an error message displays.
- *5... To specify [e2 studio Support Area], do the following steps: invoke e² studio > [Help] > [About e² studio] > [Installation Details] to show [e² studio Installation Details] dialog. In [e² studio Installation Details] dialog, select [Support Folders] tab, you can see the absolute path of "e² studio support area".

📴 e² studio Installation Details			×
Installed Software Installation History Features Plug-ins Configuration Renesas Device Support	Support Fo	olders	
e ² studio support area: file:/C:/Users/ .eclipse/com.renesas.platform 406684935/			
e ² studio download area: <u>file:/C:/Users//.eclipse/com.renesas.platform_download/</u>			
?		Close	

Figure 3-9. The absolute path of "e² studio support area"

*6... When the [IDE Target] is "CS+", if the [Select e2 studio Support Area] button is clicked, an error message displays.



- *7... When "Open Project" or "Open Project & LM Download" is selected and there is no project file saved at the last exit, the default project file is created and then CS+/e² studio is started as in the case of selecting "Create Project".
- *8... The setting is only valid if "Template Project & LM Download" is selected for [IDE Mode]. Specify the CS+ project file or e² studio project folder created with Embedded Target. When a CS+ project file or e² studio project folder which has not been created with Embedded Target is specified, normal operation is not guaranteed.
- *9... If this button is clicked while a mode other than "Template Project & LM Download" is selected for [IDE Mode], an error occurs.
- *10... The setting is only valid if "Create Project" is selected for [IDE Mode] and the used IDE contains the device family and its compiler.

The "RX" item is valid to choose in [Device Family] list only when "Embedded Target for RX" license is valid.

The "RL78" item is valid to choose in [Device Family] list only when "Embedded Target for RL78" license is valid.

The "RA" item is valid to choose in [Device Family] list only when "Embedded Target for RA" license is valid.

To check validity of a Device Family, press the [Check Available Features] button.

- *11... When creating project for RA device family on e² studio, there is a case that version of FSP or GCC ARM Embedded is different with the packages included with e² studio. If the specified version of FSP and GCC ARM Embedded is not correct, the project creation will be failed. To specify the correct version, modify the value of "FSP Version" or "GNU ARM Embedded Version" in "Embedded Target Options".
- *12... If there is no CS+ project file or e² studio project folder that has been generated at the last exit, information that has been specified previously is used to generate the device name.
- *13... The button is only displayed if "Create Project" is selected for [IDE Mode].
 The list of the microcontrollers of the series selected with [Device Family] is displayed.
 If this button is clicked while "Open Project" or "Open Project & LM Download" or "Template Project & LM Download" is selected for [IDE Mode], the list is not displayed, and an error occurs.
- *14... CS+/e² studio is started to get the latest information from CS+/e² studio, but it is automatically terminated. The information is updated at the time of the CS+/e² studio termination.
- *15... The [Byte Order] list is valid to set when [Device Family] is set to "RX". The [Byte Order] is set to [Little Endian] and cannot be changed when [Device Family] list is set to "RL78" or "RA".
- *16... When [Build Tool] is set to "Renesas Compiler" or "GCC ARM Embedded", the build tool is decided by CS+/e² studio at the project creation time.
- *17... [Project Type] is enabled only when RA Device Name that supports TrustZone[®] is selected. In other cases, the [Project Type] value will change to the default value on the table above automatically.
- *18... [Smart Bundle] is used only for RA TrustZone[®] Non-Secure project type, which needs to refer to the smart bundle (*.sbd) file of RA TrustZone[®] Secure project type. So, need to specify [Smart Bundle] by smart bundle (*.sbd) file of RA TrustZone[®] Secure project type to create RA TrustZone[®] Non-Secure project successfully.

To specify [Smart Bundle], get (*.sbd) file in RA TrustZone[®] Non-Secure which have created in Section 3.2.1.1Prepare debug configuration for Non-secure with Secure Bundle for RA family.

- *19... When the [Device Family] is different from "RA" or [Project Type] is different from "TrustZone[®] Non-Secure", if the [Select Smart Bundle] button is clicked, an error message displays.
- *20... These options are used to support RA TrustZone[®] project type, which only available on e² studio 2024-07



*21... The connection to real target device (LSI device) by any of E1 connection types through Embedded Target is same as manual connection on CS+/e² studio GUI. For an effective usage, please create a dummy project for the same target on CS+/e² studio. Then, connect it to the target device through available emulator connection types. Once you get success, apply the same emulator connection type and Main Clock Frequency value to Embedded Target for PIL Simulation.

COM Port only supports for RL78/G23 series.

J-Link supports for RA device family and some devices of RX and it can be used if [IDE Target] is e^2 studio.

This list is available to set when [Device Family] list is set to "RX" or "RL78" or "RA" and [IDE Mode] is set to "Create Project".

The default E2 Emulator type will be used in corresponding CS+/e² studio packages.

- *22... [Measure Execution Time] does not support for some cases. Refer to "1.3 Can not support measuring execution time" in RESTRICTIONS.
- *23... EZ emulator will not support RX device family on CS+ V8.09.00 / e² studio 2023-01 and later.
- *24... This textbox is valid for changing when [Debug Tool] list is set to any of "E1(JTAG/Serial)/E2/E2 Lite/E20 (JTAG/Serial)/EZ" connection types.
- *25... When clicking on this button, the dialog box displays and shows list of requiring features. Free-ofcharge features are not showed in this box. These can be used freely.
- *26... Currently, Embedded Target does not support run PIL Simulation with "Software Trace"
- Remark When directly entering the installation directory path for each tool:
 - 1. "¥" must not be used. Use "/" instead.
 - 2. Do not let the "/" symbol at the end of installation directory path.
- Close the Configuration Parameters dialog box.
 Check the settings and then click the [OK] button.


3.2.1.4 Generating a test environment

This section explains how to execute generation of the test environment required for PIL simulation when using a Subsystem block.

Embedded Target provides the following command, which can be used in the MATLAB[®] command window. When a Subsystem block is used, this command automatically executes a series of operations for generation of a test environment.

Table 3-4. Provided Command

Command name	Description
ecpils_build	Generates a test environment (only when a Subsystem block is used)

There is only way to execute generation of a test environment.

Select a Subsystem block in the DataTypes window and then use the following method to execute generation of a test environment.

Execute generation from the command window.

Execute generation of a test environment by entering the ecpils_build command provided by Embedded Target in the MATLAB[®] command window, using the following syntax.

Here ">>" denotes the command prompt and "[Enter]" denotes entry of the Enter key.

>> ecpils_build [Enter]

Remarks

When executing generation of a test environment by using this method, the following operations are also carried out. Therefore, it is not necessary to perform the operation described in section "Replacing blocks for PIL sequential execution for PIL simulation".

The model file, including the selected Subsystem block, is copied (the destination model file has the same name as the original model file but "_ecpils" suffix is added).

The Subsystem block is replaced with the block for PIL sequential execution for the model file to be copied. Save the modified model file before execution of ecpils_build command.



3.2.1.5 Replacing blocks for PIL sequential execution for PIL simulation

When generation of a test environment is carried out from the MATLAB[®] command window, block replacement is carried out as a series of operations for generating a test environment. Accordingly, explicit operation by the user is not necessary.

The following explains how to replace blocks when generation of a test environment is carried out from the DataTypes window. In this case, this operation must be performed by the user.

• How to replace blocks

Delete the Subsystem block "DataTypes" in the DataTypes window and then drag the block for PIL sequential execution "DataTypes" from the untitled window and drop it in the corresponding position in the DataTypes window. This generates the PIL simulation model.



Figure 3-10. Replacing a Block for PIL Sequential Execution

Remarks 1. After blocks for PIL sequential execution have been generated, the block for PIL sequential execution created on the untitled model file is replaced with the Subsystem of the base model. The untitled model can be closed without being saved.

2. Multiple blocks for PIL sequential execution cannot be assigned in the model.



3.2.1.6 Generating a load module

When "Open Project & LM Download" or "Template Project & LM Download" is set for [IDE Mode] in the [Embedded Target Options] of the Configuration Parameters dialog box, generation and downloading of a load module is carried out automatically as a series of the operations for generating a test environment. Accordingly, explicit operation by the user is not necessary.

When "Create Project" is set for [IDE Mode] in the [Embedded Target Options] of the Configuration Parameters dialog box, on the first generate, please wait until the successful project creation dialog appears as shown below.



Figure 3-11. Successful project creation dialog

The following explains how to generate a load module when [Create Project] or [Open Project] is set for [IDE Mode].

- How to generate a load module
 - [When using CS+ IDE]
 - (1) Make option settings for a build tool (such as compiler and assembler) in the Property panel of CS+. Note that the default settings of CS+ should be changed in the following cases.

[When using big endian in RX]

Select [Build Tool] in the CS+ project tree and set [Big-endian data (-endian=big)] for [Common Options] - [CPU] - [Endian type for data].

Here, a message dialog box saying, "Also change the endianness of the debug tool?" appears. Select "Yes".

[When using RL78]

Select [Build Tool] in the CS+ project tree and set value for (*) [Compile Options] – [Output Code] – [Process double type / long double type as float type] to "No(-dbl_size=8)". And set value for [Link Options] – [Device] – [Option byte values for OCD] and [User option byte value]. And set [Yes (Specify address range) (-DEBUG_MONITOR=<Address range>)] for [Link Options] – [Device] – [Set debug monitor area]. These values are described in user's hardware manual of each device family. If [Debug Generated Code during PIL Simulation] in [Configuration Parameter] – [Embedded Target Options] is checked, set value for [Compile Options] – [Optimization (Details)] - [Perform inline expansion] to "No(-Oinline_level=0)".

(*): Only set this option when device is RL78 S3-core and use higher 2-bytes data type.

- (2) Save the CS+ project.
- (3) Select [Build Project] from the [Build] menu of CS+.



[When using e² studio IDE]

(1) Make option settings for a build tool in the Property panel of e^2 studio.

[When using RL78 in e² studio IDE]

Right click to project choose [Properties], select [C/C++ Build] > [Settings] to open Setting dialog of Build Tool. In [Compiler] – [Output Code], uncheck for (*) [Process double type / long double type as float type (-dbl_size)]. In [Linker] – [Device], check and set value for [Set user option byte (user_opt_byte)], [Set enable/disable on-chip debug byte link option (-ocdbg)] and [Secure memory area of OCD monitor (-debug_monitor)]. These values are described in user's hardware manual of each device family.

If [Debug Generated Code during PIL Simulation] in [Configuration Parameter] – [Embedded Target Options] is checked, set value for [Compiler] – [Optimization] - [Perform inline expansion (-Oinline_level)] to "No".

[When using RA in e² studio IDE]

To ensure clock matches with device, please follow these steps.

- (1) Double click "configuration.xml" in [Project Explorer] panel to open "FSP Configuration"
- (2) Click [BSP] tab \rightarrow [Board] \rightarrow [Device]. Choose the appropriate board and device.
- (3) Press [Generate Project Content].

(*): Only uncheck this option when device is RL78 S3-core and use higher 2-bytes data type.

- (2) Build the project by one of the below ways:
 - Right click on the project and select [Build Project]
 - Click on the project to set focus and select [Project] \rightarrow [Build Project]
 - Click on the project to set focus and click on
 - Click on the project to set focus and press [Ctrl] + [B]

Remark For details on generating the load module, refer to "Build" of CS+/e² studio User's Manual.

3.2.1.7 Downloading a load module

When "Open Project & LM Download" or "Template Project & LM Download" is set for [IDE Mode] in the [Embedded Target Options] of the Configuration Parameters dialog box, downloading of a load module is carried out automatically as a part of a series of the operations for generating a test environment. Accordingly, an explicit operation by the user is not necessary.

The following describes how to make settings for a debug tool and how to download a load module when "Create Project" or "Open Project" is set for [IDE Mode].

- 1. For Single-Core project:
- How to make settings for a debug tool

[When using E1/E2/E2 Lite/E20 (JTAG/Serial)/EZ Emulator or COM Port with RX, RL78 families on CS+ IDE]

Select [Debug Tool] in the CS+ project tree and select [Yes] for [Debug Tool Settings] - [Access Memory While Running] - [Access during execution] (or [Access by stopping execution]) in property setting.

[When using Big Endian in E2/E2 Lite/E20 (JTAG/Serial)/EZ Emulator with RX families on e² studio IDE] (1) Click "Tutorial" project in [Project Explorer] panel to set focus



- (2) Click [Run] → [Debug Configurations...] or icon (downward arrow) → [Debug Configurations...] to open the "Debug Configurations" window.
- (3) In "Debug Configurations" window, go to [Renesas GDB Hardware Debugging] → [Tutorial HardwareDebug]. Switch to the [Debugger] tab.
 Under the [Debugger] tab, go to the [Debug Tool Settings] sub tab, select [Big Endian] for [Memory] [Endian].
- How to download a load module

[When using CS+ IDE]

Make option settings for a debug tool (E1/E2/E2 Lite/E20 (JTAG/Serial)/EZ/J-Link Emulator or COM Port or a simulator) with the property panel of CS+ and then download a load module by selecting [Download] from the [Debug] menu of CS+.



Figure 3-12. CS+ on Completion of Downloading to the Debugger



[When using e² studio IDE] 称 Click the target project in [Project Explorer] panel to set focus and click icon to launch a debugger session and then download a load module. 20 ġ. ८ ୭ ୭ ୦ - ୦ - ۲ - ۲ 2 - 8 - 5 - 0 - 0 - 1 -Q. 2 C/C++ D Debug Debug 33
 Debug 34
 Va 💁 Br 📸 Mo 📰 Dis 🏠 Pr 🛠 Ex 🛹 Ex X 🛃 Pe 📰 I 👘 🗰 * Function: main * * Abstract: Execu Address Data ype ■ Trace Start ■ Trace Stop ■ Trace Record ■ Vent Break ■ Timer Start ■ Timer Stop void main() (/* avoid warnings about infinite loops */
volatile int loop = 1;
 /* synchronize to start PILS with MATLAB/Simulink */
ecplis_synchronize_simulink(); fff8073e ecplis_errorCode = siBulink(); ecplis_errorCode = siBulink(); if (ecplis_errorCode = Pli_IHTERFACE_LIB_SUCCESS) { /* tray error with infinite loop */ while (loop) { } fff80741 /* main Pll loop */ while(loop) { explit_writ(); explit_errorCode = pllbun(); if ((esplit_errorCode = Pll_DTHEMACE_itS_SACCES) && ((esplit_errorCode is Pll_DTHEMACE_itS_SACCES) && (f traps_error with infinite loop */ while (loop) { } } }
ecpils_wait_flag = 1; } return; ff8077b Project Saved Ter Console [1] ||III Registers (E) Problems @ Smart Browser @ Debugger Console [] Debug Shell [] Men J.P.N.Debug Remeans Smulator Debugging (RC, R178) Version 8.5.0-v28218528-185515 [47cda364] (fray 28 2821.22111.48) EC = x % | % § # # # # # • • • • • arting server with the following options: Raw options : C:\Users\1 \.eclipse\com.renesas.platform_406684935\DebugComp\\RX\02-server-gdb -g SIMULATOR -t R5F565TE -uPeripheralClkRatio- 1 -uCpuClkF c: user
 c: user
 construction
 construction ished target unman-is5366 iget connection status - OK yget connection status - OK rring download ished download ndware breakpoint set at address 0xfff80737 ndware breakpoint set at address 0xfff80737

Figure 3-13. e² studio on Completion of Downloading to the Debugger



3.2.2 Executing PIL Simulation

The following explains how to run PIL simulation when generation of a test environment is carried out from the DataTypes window.

• How to execute PIL simulation

Verify that the information in the DataTypes window has changed to that of the PIL simulation model. Then select [Run] from the [Simulation] menu to start PIL simulation.



Figure 3-14. PIL Simulation Executions

Remark If you save the model file after executing this operation, the original model file is overwritten.

The following confirmation dialog box is displayed until Embedded Target confirms that downloading is completed. The dialog box is closed automatically after completion of download. To stop downloading and suspend a series of operations, click the OK button in the dialog box.



Figure 3-15. Confirmation Dialog Box



3.2.3 Debugging Generated Code during PIL Simulation

This section describes how to debug generated code from embedded models during PIL Simulation. In this, you can use all debugging features offered by CS+/e² studio's Debug Tools such as:

- Step 1: Open model, select Code Generation Target Subsystem and open Model Configuration Parameters window.
- Step 2: Setting all necessary conditions and check the [Debug Generated Code during PIL Simulation] checkbox.
- Step 3: Save model and execute MATLAB[®] command: ">> ecpils_build [Enter]"
- Step 4: Build and Download CS+/e² studio project. There are two breakpoints that set at main() and *ecpils_synchronize_Simulink()* functions of "ecpils_main.c" file automatically.
- Step 5: Hit [Run] button in Simulink® Model and start debugging:
 - Step-by-step go through each instruction
 - Step into a code block, function
 - Stop CPU
 - Etc.

To enable this mode, please check the [Debug Generated Code during PIL Simulation] during the Setting configuration parameters procedure. Bellow figure shows sample of setting on Embedded Target Options GUI:

Configuration Parameters: Data	ypes/Coniguration (Active)		3
C Search			
Solver	IDE Target: CS+		
Data Import/Export Math and Data Types	Use default IDE Install Directory		
 Diagnostics 	IDE Install Directory: C/Program Files (x86)/Renesas Electronics/CS+/CC		
Hardware Implementation	Select IDE Install Directory		
Model Referencing Simulation Target	Workspace Directory: N/A		
Code Generation Optimization Report Comments	Select Workspace Directory		
	e2 studio Support Area: N/A		
	Select e2 studio Support Area		
Identifiers	IDE Mode: Create Project		
Custom Code	Template Project: N/A		
Interface Code Style	Select Template Project		
Verification	Device Family: RX		
Templates Code Placement	FSP Version: N/A		
Data Type Replacement	Device Name: R5F565NEDxFC		
Embedded Target Options	Select Device Name		
	Update Device List		
	Byte Order: Little Endian		
	Build Tool: Renesas Compiler		
	GNU ARM Embedded Version: N/A		
	Project Type: Application		
	Smart Bundle: N/A		
	Select Smart Bundle		
	Debug Tool: E2		k
	Main Clock Frequency (MHz) : 0		
	Debug Generated Code during PIL Simulation		
	Measure Execution Time		
	Measurement Method: Performance Function		
	Buffer Size: 3000		
	Check Available Features		
	About Embedded Target		

Figure 3-16. Enable Debug Generated Code during PIL Simulation



Dtype1_PIL - RX Simulator - CS+ for CC - [ecpils_n	nain.c]		– a ×
File Edit View Project Build Debug Tool Wine	dow Help		🧐 🔞 🦃
🚳 Start 耳 🖬 🝠 🐰 🗈 🖄 🕫 (॰	🚓 🏨 🐴 -far_rom	💌 100% 💌 💱 💱 DefaultBuild 📉 🔨 🕵 🖓 🖓 🤚 📵 🕞 🖓 🛞 🖙 😰 🛸	
- 🖓 🖓 👷 🖑 🥰 i 🗖 💭 🔍 🔍 (5) i (Solution List		
📪 Project Tree 🛛 📮 🗙	Property To Disassem	iet epis_main.c	Local Variables 4 🗙
S 2 🕜 🙎 🗃			😂 Notation 🕶 🚟 Encoding 🕶
	3) 8) ⇒ ⊂ n	ielecpus_man.c	Uced Windfeld B. Rotading*
	66 67 68 fff80621 70 72 73 fff80635 74 fff80635 75 fff80643 77 75 fff80642 77 78 85 85 85 85 85 85 85 85 85 85 85 85 85	<pre>// main Fil loop */ while(loop)(copling_wait(); eopling_errorCode = pliPun(); if ((copling_errorCode =) [LINTERFACE_LIB_SUCCESS) && (copling_errorCode =) [LINTERFACE_LIB_SUCCESS) &(</pre>	C C C C C C C C C C C C C C C C C C C
F? Open Help for Editor Pa F2 Rename	F3 Find Next	PB Replace Next PS Go P6 Build & Download P7 Build Project P6 Ignore Break and Go P9 SetDelete Break P6 Step Over F71 Step In	FR2 Jump to Function or Vari
		Line 47/93 Column 1 Irisert Western European (Windows) 🖷 BREAK 🔯 ontmootia 🚥	RX Simulator 👸 4.137 µs 👘 🚺 🖽

Figure 3-17. Two automatic breakpoints in "ecpils_main.c" file in CS+

🗞 🔅 🔳 🎄 Debug 🗸 💽 Dtype1_PIL Debug	× 🔅 🗄 + 🔛	0 ® • ¶ • B × ■ 0 = M ≥ ⊙ .e ₩ ≂ ∞ @ & # • ¶	- 🛼 - 🍇 🖙 💷 😭 🍪 🥶 🥶	/ / / / / / / / / / / / / / / / / / /
				Q 😰 🗟 C/C++ 🗱 Del
Debug 🕴 🖬 😫 🖬	🗆 💽 ecpils_main.c 🔀		- (x)= Va	😘 Br 🗙 🛋 Mo 🏧 Dis 🍋 Pr 🐼 Ex 📲 Ev 🕋 Pe 📋 I 👘
Dtype1_PIL Debug [Renesas Simulator Debugging (RX, RL78)]	33 11100720	2779 J	<u>^</u>	
Dtype1_PILx [1] [cores: 0]	34 fff8072c 35	break;		address: 0x0000000fff8072d] [type: Hardware]
v 🧬 Thread #1 1 (single core) [core: 0] (Suspended : Breakpoint)	36	}		[address: 0x00000000fff80737] [type: Hardware]
ecpils_synchronize_simulink() at ecpils_main.c:47 0xfff8072d	37 }			
main() at ecpils_main.c:63 0xfff80741	39 ⊖ /*			
µ≣ rx-elf-gdb -rx-force-isa=v3 (7.8.2) ↓■ Renesas GDB server (Host)		Function: ecpils_synchronize_simulink		
Refeats obdisever (nost)		Abstract: Synchronize with Simulink progress.		
	43 *			
	44 *	/		
	46 e vo	id ecpils_synchronize_simulink() {		
	47 fff8072d	ecpils_synchronize_flag = 1;		
	48 }			
	50			
	51 ⊕ /* 52 *	Function: main		
	53 *			
		Abstract: Execute model on the RX debug tools. Run in the while loop.		
	55 * 56 *			
	57			
	58 fff80737 ⊕ vo 59 {	id main()		
	60	/* avoid warnings about infinite loops */		
	61 fff8073b	volatile int loop = 1;		
	62 63 fff8073e	<pre>/* synchronize to start PILS with MATLAB/Simulink */ ecpils synchronize simulink();</pre>		
	64			
	65 fff80741 66 ⊖	ecpils_errorCode = silpilInit(); if (ecpils_errorCode != PIL_INTERFACE_LIB_SUCCESS) {		
	67	/* trap error with infinite loop */		
	68 fff8074e ⊖	while (loop) {		
	69 <	}	~	
		jisters 👔 Problems 🍓 Smart Browser 🖳 Debugger Console 🗊 Debug Shell 👖 Memory		= x ½ B, I D
	version 0.5	as Simulator Debugging (RX, RL78)] .v.vzozioszo-idisis [#/euduwe] (may zo zozi zz:ii:40)		
		h the following options:		
	Raw options	: C:\Users\ \.eclipse\com.renesas.platform_406684935\De	<pre>bugComp\\RX\e2-server-gdb -g SIMULATOR -</pre>	t R5F566TE -uPeripheralClkRatio= 1 -uCpuClkFreq= 12 -uReg
	Connecting to SIMUL	ATOR, RX Target		
	GDBServer e			
	Target powe Starting target con			
	Finished target con			
	GDB: 55366 Target connection s	tatur - OK		
	Target connection s			
	Starting download Finished download			
		set at address 0xfff8072d		
	Hardware breakpoint	set at address 0xfff80737		
	Hardware breakpoint	set at address 0xfff80737		
	4			
nended				

Figure 3-18. Two automatic breakpoints in "ecpils_main.c" file in e² studio



Remarks 1. When using this function, you cannot measure the execution time. As a result, the [Measure Execution Time] checkbox is disabled.

2. The timeout for debugging 1 step is 24 hours as maximum. When the timeout exceeds, PIL Simulation process is stopped.

3. When the program on target side (CS+/e² studio) is stopped. The Simulink[®] GUI is also frozen, it means cannot pause or stop the Simulation on the Simulink[®] GUI. This is a limitation of MATLAB[®]/Simulink[®]. To stop the PIL Simulation, remove breakpoints (if added) in the debugging process, then let the code run through and finish the Simulation.

4. Do not disconnect the Debug Tool or end the CS+/e² studio process during debugging. This will cause unexpected behaviors.

5. Do not change the workflow of PIL Simulation on the CS+/e² studio side such as: modify Embedded Target generated code, change value of Program Counter, etc., such actions make PIL Simulation process operates abnormally and some error may display.

6. When using this function with RL78 device family, setting for [Perform inline expansion] follow 3.2.1.6 Generating a load module.

3.2.4 Re-executing Embedded Target

Re-execute Embedded Target with either of the following steps.

- Using the ecpils_build command (when the Simulink[®] model is updated or code generation is re-executed)
 (1) Terminate the <model name>_ecpils.slx window, of which model is for Simulink[®] and has been previously executed and CS+/e² studio.
 - (2) Remove the slprj folder that has been generated at last execution.
 - (3) Run the ecpils_build command in the MATLAB[®] command window.
 - (4) Run simulation from the Simulink[®] window.
- PIL simulation only (when the Simulink[®] model is not updated and code generation is omitted)

(1) Exit the <model name>_ecpils.slx window, of which model is for Simulink[®] and has been last executed and CS+/ e^2 studio.

(2) Start the <model name>_ecpils.slx window and run simulation.

(3) CS+/e² studio is started. When [Create Project] or [Open Project] is set for [IDE Mode] of [Embedded Target Options] in the Configuration dialog box, start downloading.

(4) When CS+/e² studio finished downloading, PIL simulation is automatically started.

3.2.5 Cleanup Embedded Target workspace after PIL Simulation

Cleanup Embedded Target workspace with either of the following steps:

- Manually delete the following folders and files or using "ecpils_cleanup" command for automatic clean up (if necessary):
 - Folders: +ecpils, < ModelName >_ecpils, slprj
 - Model: < ModelName >_ecpils.slx



3.3 Executing PIL Simulation for Reference Code Generation Target Model

The following describes how to generate a test environment necessary for PIL simulation when the target for code generation is a reference model.

3.3.1 Generating a Test Environment

This section explains how to generate a test environment necessary for PIL simulation.

The explanation uses sample models DataTypesReference.slx and DataTypesRef.slx provided with Embedded Target.

3.3.1.1 Prepare debug configuration for Non-secure with Secure Bundle for RA family

Refers to Section 3.2.1.1 Prepare debug configuration for Non-secure with Secure Bundle for RA family.

3.3.1.2 Preparing a model using a reference model

Use sample models DataTypesReference.slx and DataTypesRef.slx.

DataTypesReference.slx references DataTypesRef.slx. DataTypesRef.slx is not directly used.

3.3.1.3 Setting configuration parameters

Embedded Target checks or sets options for code generation. The same settings must be made by a set of DataTypesReference.slx and DataTypesRef.slx.

- Open the Configuration Parameters dialog box Select [Model Configuration Parameters] from the [Simulation] menu in the DataTypesReference window to open the Configuration Parameters dialog box.
- Set [Hardware Implementation] options Select [Hardware Implementation] in the [Select] area and make the settings described below. Then click the [Apply] button.



Configuration Parameters: DataTyp Q Search	pesReference/Configuratio	n (Active)								-	□ ×
Solver Data Import/Export Math and Data Types ▶ Diagnostics Hardware Implementation		ermine by Code Gener em target file: <u>ecpils ti</u> esas		file		• 0	Pevice type: RX				•
Model Referencing Simulation Target	Number of bits						Largest atomic s	size			
Code Generation Optimization Report Comments Identifiers Custom Code	char: 8 long: 32 double: 64 size_t: 32	short: long long: native: ptrdiff_t:	16 64 32 32	int: float: pointer:	32 32 32		integer: floating-point:	Char None			•
Interface Code Style Verification Templates Code Placement Data Type Replacement Embedded Target Options	Byte ordering: Littl Shift right on a t Support long lor	signed integer as arithn	netic shift		• \$	tigned ir	tteger division roun	nds to: Ze	ro		×
								ОК	Cancel	Help	Apply

Figure 3-19. [Hardware Implementation] Options



- Remark
 1. Device type value in [Hardware Implementation] panel can be changed by setting Device Family value in [Embedded Target Options] panel. The change goes into effect when pressing "OK" or "Apply" button on [Embedded Target Options] panel.
 2. The setting of Device Family value is enabled when IDE Mode value is [Create Project] value in [Embedded Target Options] panel.
- 3. Set [Model Referencing] options

Select [Model Referencing] in the [Select] area. Then make the setting of [Rebuild] and click the [Apply] button.

When [Always] is selected, code generation is performed regardless of the change of the Simulink[®] model. However, when [If any changes detected] or [If any changes in known dependencies detected] is selected and the change of the Simulink[®] model is not detected, code generation is omitted. Note that [Never] must not be set.

Configuration Parameters: DataTyp	esReference/Configuration (Active)		-	
Q Search				
Solver Data Import/Export Math and Data Types Diagnostics Hardware Implementation Model Referencing Simulation Target Code Generation Optimization Report Comments Identifiers Custom Code Interface Code Style Verification Templates	Options for all referenced models Rebuild: Always Parallel Enable parallel model reference builds MATLAB worker initialization for builds: None ✓ Enable strict scheduling checks for referenced models Options for referencing this model Total number of instances allowed per top model: Multiple Propagate sizes of variable-size signals: Infer for Minimize algebraic loop occurrences Propagate all signal labels out of the model Use local solver when referencing model	n blocks in model		•
Code Placement Data Type Replacement Embedded Target Options	Ose local sover when referencing model Model dependencies: Advanced parameters Perform consistency check on parallel pool Include custom code for referenced models Pass fixed-size scalar root inputs by value for code gen	ration		*
			OK Cancel Help	Apply

Figure 3-20. [Model Referencing] Options



4. Set [Code Generation] options

Select [Code Generation] in the [Select] area. Then make the settings shown in the figure below and click the [Apply] button.

Search									
Solver	Target selection								
Data Import/Export Math and Data Types	System target file:	ecpils.tlc			Browse	ł			
Diagnostics	Description:	Embedded	Target for Renesas CS+(processor-in-the-loop)						
lardware Implementation Nodel Referencing	Shared coder dictionary:	<empty></empty>			Set up				
imulation Target	Language:	С			•				
ode Generation	Language standard:	C89/C90 (ANSI)		•				
Optimization Report	Build process								
Comments	Generate code only								
Identifiers Custom Code	Package code and a	rtifacts							
Interface	Makefile configuration	landoto							
Code Style Verification									
Templates	Generate makefile Template makefile ecpils.tmf								
Code Placement	Make command: make rtw								
Data Type Replacement Embedded Target Options	Make command: make	e_itw							
Embedded Target Options	Code generation objectives	S							
	Prioritized objectives: Unspecified								
	Check model before gen	erating code	: Off	•	Check Model				
	 Advanced parameters 								
	Built-in FFTW library	callback							
	Custom FFT library callba	ack:	empty>						
	Custom BLAS library call	lback:	empty>						
	Custom LAPACK library	callback:	əmpty>						
	Post code generation cor	mmand:	əmpty>						
	✓ Verbose build								
	Retain .rtw file								
	Profile TLC								

Figure 3-21. [Code Generation] Options

Remark The template make file (ecpils.tmf) will be overwritten according to selected Mex compiler (>>mex -setup).



5. Set [SIL and PIL Verification] or [Verification] options

Configuration Parameters: DataType Optimized Parameters: DataType Optized Parameters: DataType Optimi	esReference/Configuration (Active)	- 🗆 ×
Q Search		
Solver Data Import/Export Math and Data Types Diagnostics Hardware Implementation Model Referencing Simulation Target Code Generation Optimization Report Comments Identifiers Custom Code Interface Code Style Verification Templates Code Style Verification Templates Code Placement Data Type Replacement Embedded Target Options	Code execution time profiling Measure task execution times: Off Workspace variable: executionProfile Code stack profiling Measure task stack usage Stack workspace variable: stackProfile Code coverage for SIL or PIL Third-party tool: None Chable portable word sizes Enable source-level debugging for SIL or PIL * Advanced parameters Create block: None	Configure
	Figure 3-22. [Verification] Options	Help

6. Set [Embedded Target Options]

Use the same setting as when a Subsystem block is used. Refer to section "Setting configuration parameters " /" (6) Set [Embedded Target Options]".

- Close the Configuration Parameters dialog box
 Check the settings and then click the [OK] button.
- Set the configuration parameters for the DataTypesRef model Double-click the target Model block for code generation and open the DataTypesRef window. Select [Code Generation] - [Options] from the [Tools] menu in the DataTypesRef window and then make the same settings described in procedures (2) to (6).



3.3.1.4 Specifying PIL mode

Specify the PIL mode for the target model for code generation.

1. Open the Function Block Parameters dialog box

Select the target Model block for code generation and right-click it to select [Block Parameters (ModelReference)]. Then the Function Block Parameters dialog box will open.

Block Parameters: Model
Model Reference
Reference the specified model.
Main Instance parameters
Model name:
DataTypesRef Browse Open Model
Simulation mode: Processor-in-the-loop (PIL)
Code interface: Model reference 🔻
Model events simulation:
Show model initialize port
Show model terminate port
Schedule rates
OK Cancel Help Apply

Figure 3-23. Function Block Parameters Dialog Box

2. Select PIL mode

Select Processor-in-the-loop (PIL) as a Simulation mode.

3.3.1.5 Executing PIL Simulation

Verify that the information in the DataTypesReference window has changed to that of the PIL simulation model. Then select [Run] from the [Simulation] menu to start PIL simulation. Code generation and start-up of CS+/e² studio are performed in preparation for PIL simulation.



Figure 3-24. PIL Simulation Executions



Remark If code generation is performed after this operation, CS+/e² studio is started. The storage file for execution time measurement result will be removed.

3.3.1.6 Generating a load module

The steps of Generating a load module for Reference model are the same as the steps of generating for Subsystem block. Refer to section "Generating a load module".

3.3.1.7 Downloading a load module

CS+/e² studio is started up. When "Create Project" or "Open Project" is set for [IDE Mode] in the [Embedded Target Options] of the Configuration dialog box, build and download a load module by following the procedure.

When "Open Project & LM Download" or "Template Project & LM Download" is set, a load module is built and downloaded to the debugger automatically. PIL simulation starts on completion of downloading.

• How to make settings for a debug tool

[When using E1/E2/E2 Lite/E20 (JTAG/Serial)/EZ Emulator or COM Port with RX, RL78 families on CS+ IDE]

Select [Debug Tool] in the CS+ project tree and select [Yes] for [Debug Tool Settings] - [Access Memory While Running] - [Access during execution] (or [Access by stopping execution]) in property setting.

[When using Big Endian in E2/E2 Lite/E20 (JTAG/Serial)/EZ Emulator with RX families on e² studio IDE]

- (1) Click "Tutorial" project in [Project Explorer] panel to set focus
- (2) Click [Run] → [Debug Configurations...] or icon (downward arrow) → [Debug Configurations...] to open the "Debug Configurations" window.
- (3) In "Debug Configurations" Windows[®], go to [Renesas GDB Hardware Debugging] → [Tutorial HardwareDebug]. Switch to the [Debugger] tab. Under the [Debugger] tab, go to the [Debug Tool Settings] sub tab, select [Big Endian] for [Memory] – [Endian].
- How to download a load module

[When using CS+ IDE]

Make option settings for a debug tool (E1/E2/E2 Lite/E20 (JTAG/Serial)/EZ Emulator or COM Port or a simulator) with the property panel of CS+ and then download a load module by selecting [Download] from the [Debug] menu of CS+.



lataTypesRef - RX Simulator - CS+ for CC - [ecpil											-	0
Edit View Project Build Debug Tool Win				100% 🔹 🛐 🕎 Defaultë		000000						🤤 🍘
Start 🔒 🗄 🐠 👗 🖏 🕫 🕫			•	100% • On On Defaulte	uild 🔹 🔬 🖓 🐂 🔘		3 10					
S & S & C = F = S = S		_	_									
roject Tree # X	Property	/ 🐴 Disassem	ble1 🔮	ecpils_main.c						*		
2 @ 2 8	53 83	-> ~ ~ L	Column	15*							😰 Notation 🕶 👼 E	incoding
DataTypesRef (Project)*											Current	
RSF566TEAxFP (Microcontroller)		fff80615		break;							Name	
RX Simulator (Debug Tool)	35 36)							loop	
Program Analyzer (Analyze Tool)	37			1								
- File	38											
Build tool generated files	39		E	8/*								
	40			* Function: ecpils_sy	nchronize_simulink							
- intpra.c	41			*								
resetprg.c	42			* Abstract: Synchroni	ze with Simulink progress.							
sbrk.c	44			*/								
vecttbl.c	45											
iodefine.h	46		E	void ecpils_synchroniz								
		fff80616		ecpils_synchronize	flag = 1;							
	48			3								
	49 50											
🔛 vect.h	51			-/*								
ecpils_main.c	52			* Function; main								
	53			*								
ecpils_rtiostream.c	54				odel on the RX debug tools. Run	in the while loop.						
	55			1. The second se								
DataTypesRef.c	56 57			*/								
		fff80620	148	void main()								
	59	11100020		-{								
	60			/* avoid warnings	about infinite loops */							
		fff80624		volatile int loop								
	62				to start PILS with MATLAB/Simu	link */						
		fff80627		ecpils_synchro	nize_simulink();							
	64	fff8062a			de = silpilInit();							
	66	III8062a		ecpils_errorco	<pre>orCode != PIL INTERFACE LIB SUC</pre>	(TESS) /						
	67			/* trap er	ror with infinite loop */	(
		fff80637	1.1	while (loo								
	69			3							<	
	70			3							🔄 Local Variables 🇊 CPL	J Register
	71											_
	72 73	fff8063d		<pre>/* main PIL lo while(loop) {</pre>	op */						Output	
		fff80643		ecpils wai	- () -						(EOF)	
		fff80646			orCode = pilRun();							
		fff8064a			s errorCode != PIL INTERFACE LI	B SUCCESS) 55						
	77			(ecpil	s_errorCode != PIL_INTERFACE_LI							
	78				p error with infinite loop */							
		fff80653		while	(loop) (
	80 81											
		fff80659)	t flag = 1;							
	83	11100639		eopiis_wai	c_ling = 1,							
	84			-							All M (*Rapi / *Buil	1 80.0
	85			return;								
	4		11	-6/				187		>	Output Nort Brows	
n Help for Editor Pa F2 Rename	F3 Find Ne	ext	F4	Replace Next FS Go	F& Build & Download	F7 Build Project	F8 Ignore Break and Go	F9 Set/Delete Break	FHB Step Over	FII Step	In FR2.Jump to	Function
								sert Western European (🗅 0xfff80620	RX Simulator (7) 4.237 µs	24

Figure 3-25. CS+ on Completion of Downloading to the Debugger

[When using e² studio IDE] Click the target project in [Project Explorer] panel to set focus and click session and then download a load module.

icon to launch a debugger

*

					Q 🛛 💼 C/C++	
to Debug ⊠ Ei ½ 1+ § = C	ADSTRACT, EXECUTE HOUSE OF the KA GEORG COLLS, BUILT THE HILLS TOOP.		(x)- Va 🗣 Br 🛋 Mo 🗄			
C Deta/Specific Debug Renease Simulator Debugging (DK, RL78) → Brate M 11 (Lingse cone [Core 0] (Surgended: Breakpoint) ■ maind a ceptic small cole (BMB041] 1 n=46-gab n=4 ceptic small cole (BMB041] 1 n=46-gab n=4 ceptic small cole (BMB041] 2 n=6 ceptic small cole (BMB041] 2 n=6 ceptic small cole (BMB041) 2 n=6 ceptic small cole (BMB041) 3 n=6 ceptic small cole (BMB	<pre> *** *** *** *** *** *** *** *** *** *</pre>		ype ype ype yacsbeg Guesbeg Guesbeg Sure Beack Guesbeg Timer Step Timer Step Finer Step Finer Step	Address	Deta Onto	Cou
	© Connet 21 [11 Registes [™] Problems [™] Sama Browser [™] Debugger Conole [™] Debugger Level [™] Debugger Conole [™] Debugge	→ -g SIMU			C C C C C C C C C C C C C C C C C C C	

Figure 3-26. e² studio on Completion of Downloading to the Debugger



3.3.2 Debugging Generated Code during PIL Simulation

This section describes how to debug generated code from embedded models during PIL Simulation. In this, you can use all debugging features offered by CS+/e² studio's Debug Tools such as:

- Step 1: Open model, select Code Generation Target Subsystem and open Model Configuration Parameters Window.
- Step 2: Setting all necessary conditions and check the [Debug Generated Code during PIL Simulation] checkbox (setting for both Reference and Ref models).
- Step 3: Save model and hit [Run] button in Simulink[®] Model.
- Step 4: Build and Download CS+/e² studio project. There are two breakpoints that set at *main()* and *ecpils_synchronize_Simulink()* functions of "ecpils_main.c" file automatically.
- Step 5: Start debugging:
 - Step-by-step go through each instruction
 - Step into a code block, function
 - Stop CPU
 - Etc.

To enable this mode, please check the [Debug Generated Code during PIL Simulation] during the Setting configuration parameters procedure. Bellow figure shows sample of setting on Embedded Target Options GUI:

Search		
Solver	IDE Target: CS+	
Data Import/Export	Use default IDE Install Directory	
Math and Data Types Diagnostics	IDE Install Directory: C:/Program Files (x86)/Renesas Electronics/CS+/CC	
Hardware Implementation	Select IDE Install Directory	
Model Referencing	Workspace Directory: N/A	
Simulation Target Code Generation	Select Workspace Directory	
Optimization	e2 studio Support Area: N/A	
Report	Select e2 studio Support Area	
Comments Identifiers	IDE Mode: Create Project	
Custom Code	Template Project: N/A	
Interface	Select Template Project	
Code Style Verification	Device Family: RX	
Templates	FSP Version: N/A	
Code Placement	Device Name: R5F51111AxFK	
Data Type Replacement Embedded Target Options	Select Device Name	
Embedded Target Options	Update Device List	
	Byte Order: Little Endian	
	Build Tool: Renesas Compiler	
	GNU ARM Embedded Version: N/A	
	Project Type: Application	
	Smart Bundle: N/A	
	Select Smart Bundle	
	Debug Tool: E2	
	Main Clock Frequency (MHz) : 0	
	Target MCU: Single-Core MCU	
	Convert Model for Multi-Core MCU	
	☑ Debug Generated Code during PIL Simulation	
	Measure Execution Time	
	Measurement Method: Performance Function	
	Buffer Size: 3000	
	Check Available Features	
	About Embedded Target	

Figure 3-27. Enable Debug Generated Code during PIL Simulation



DataTypesRef - RX Simulator - CS+ for CC - [ecpils	i, main.c.]	- a ×
File Edit View Project Build Debug Tool Wine	dow Help	🥺 🍘 👘
🚯 Start 📜 🖩 🖉 🐰 🖪 🖄 🕫 🕫	魚 参 4fac,rom 🔹 100% 🔹 😡 颈 DefaultBuild 🔹 🙏 🖏 🕲 🕲 🕑 🖄 👘 🛞 💬 🧐 🚳 🖙 🛣	
	Solution List	
🗘 Project Tree 🛛 🕴 🗙	Property * Disassential of explaining	Local Variables 📮 🗙
S 2 3 2 2	3) (b) -> () Columns*	😰 Notation • 🔄 Encoding •
DataTypesRef (Project)*	3 5 7 / 2 Commo-	Current ·
RSF566TEAxFP (Microcontroller) CC-RX (Build Tool)	34 fff80615 break;	Name Valu
RX Simulator (Debug Tool)	35) 36)	
- Program Analyzer (Analyze Tool)	37	
File Build tool generated files	38	
dbsct.c	40 * Function: ecpils synchronize simulink	
intprg.c	41 • 42 • Abstract: Synchronize with Simulink progress.	
resetprg.c	43 * '	
	45	
	46 Provid explig synchronize_ismulink() (47 fff20616 [56] explig synchronize_figs = 1/	
	48	
	49	
vect.h	51 8/*	
txt model_info.txt	52 Function: main 53 ·	
ecpils_rtiostream.c	54 * Abstract: Execute model on the RX debug tools. Run in the while loop.	
	55 * 56 */	
	57	
🛀 xil_data_stream.c	58 fff80620 (% volamain) 59 St	
	60 /* avoid warnings about infinite loops */	
rtiostream_utils.c	61 fff80624 volatile int loop = 1; 62 // synchronize to start FLS with WATLAB/Simulink */	
	63 fff80627 ecpls_synchronize_simulink(); 64	
	65 fff8062a ecpils_errorCode = silpilInit();	
	66 if (eppla errorCode '= FIL INTERRAC LIS SUCCESS) (47 /* trap error with infinite loop */	
	68 fff80637 while (loop) (
	69 } 70 }	
	71	Local Variables DPU Register
	72 /* main PIL loop */ 73 fff8065d while(loop) {	Output 👎 🗙
	74 fff80643 ecpils_wait();	Stopped by Hardware Break.
		Stopped by Hardware Break.
	77 (ecpils errorCode != PIL INTERFACE LIB TERMINATE)) (
	78 /* trapertor with infinite loop *7	
	80 }	
	81) 82 fff80659 ecpls wait flag = 1;	
	83	~
	R5 returns	All M *Rapi *Buil_ *Deb V
line in the second s		🔝 Output 🏶 Smart Browser
F? Open Help for Editor Pa F2 Rename	F3 Find Next F4 Replace Next F5 Go F6 Build & Download F4 Build Angel F7 Build Project F6 Build & Download F4 Build & Download F4 Build Project F6 Build & Download F4	FR2 Jump to Function or Vari
Stopped by Hardware Break.	Line 47/93 Column 1 insert Western European (Mindows) 🕒 BREAK 🚱 Cottimobili 🔤 GR	RX Simulator 🔞 43.000 ns 👘 🚺 🧱

Figure 3-28. Two automatic breakpoints in "ecpils_main.c" file



Figure 3-29. Two automatic breakpoints in "ecpils_main.c" file in e² studio



Remarks 1. When using this function, you cannot measure the execution time. As a result, the [Measure Execution Time] checkbox is disabled.

2. The timeout for debugging 1 step is 24 hours as maximum. When the timeout exceeds, PIL Simulation process is stopped.

3. When the program on target side (CS+/e² studio) is stopped. The Simulink[®] GUI is also frozen, it means cannot pause or stop the Simulation on the Simulink[®] GUI. This is a limitation of MATLAB[®]/Simulink[®]. To stop the PIL Simulation, remove breakpoints (if added) in the debugging process, then let the code run through and finish the Simulation.

4. Do not disconnect the Debug Tool or end the CS+/e² studio process during debugging. This will cause unexpected behaviors.

5. Do not change the workflow of PIL Simulation on the CS+/e² studio side such as: modify Embedded Target generated code, change value of Program Counter, etc., such actions make PIL Simulation process operates abnormally and some error may display.

6. When using this function with RL78 device family, setting for [Perform inline expansion] follow 3.2.1.6 Generating a load module.

3.3.3 Re-executing Embedded Target

Terminate the Simulink[®] model previously executed and CS+/e² studio. Then, start the Simulink[®] model and run simulation.

Operation differs according to the setting of [Rebuild] for [Model Referencing] in the Configuration dialog box. When [Always] is set, code generation is performed. When [If any changes detected] or [If any changes in known dependencies detected] is set, code generation is omitted if the Simulink[®] model is not updated.

3.3.4 Cleanup Embedded Target workspace after PIL Simulation

Cleanup Embedded Target workspace with either of the following steps:

- Manually delete the following folders and files or using "ecpils_cleanup" command for automatic clean up (if necessary):
 - Folders: +ecpils, slprj



3.4 Executing PIL Simulation for Top-level Code Generation Target Model

The following describes how to generate a test environment necessary for PIL simulation when the target for code generation is a top-level model.

3.4.1 Generating a Test Environment

This section explains how to generate a test environment necessary for PIL simulation.

The explanation uses a sample model DataTypesRef_Top.slx provided with Embedded Target.

3.4.1.1 Prepare debug configuration for Non-secure with Secure Bundle for RA family

Refers to Section 3.2.1.1 Prepare debug configuration for Non-secure with Secure Bundle for RA family.

3.4.1.2 Preparing a model using a top-level model

Use a sample model DataTypesRef_Top.slx.

3.4.1.3 Setting configuration parameters

Use the same setting as when a Subsystem block is used. Refer to section "Setting configuration parameters".

3.4.1.4 Specifying PIL mode

Specify the PIL mode for the target model for code generation.

1. Select Processor-in-the-loop (PIL) mode

Select [App] – [SIL/PIL Manager] and select [Processor-in-the-Loop (PIL)] from the [SIL/PIL] menu window.





2. Set a parameter

Set a parameter of the model and a workspace variable. The .m file that is used to set a workspace variable is prepared in a sample model.



3.4.1.5 Executing PIL Simulation

Verify that the information in the DataTypesRef_Top window has changed to that of the PIL simulation model and that a workspace variable has been set. Then select [Run] from the [SIL/PIL] menu to start PIL simulation. Code generation and start-up of CS+/e² studio are performed in preparation for PIL simulation.

🎦 DataType	Ref_top - Simulink								-		×
SIMULATIO	N DEBUG	MODELING	FORMAT	APPS	SIL/PIL	×		6 🖬 🤊	ି 🖉	• ? •	•
Automated Verification	System Under Test Simulation Mode SIL/PIL Mode	Top model Normal Processor-in-the-Loop (PREPARE	▼ ▼ PIL) ▼ Settings	Monitor Signals 👻	Stop Time 10	Step Back RUN AUTO	Run	Step Forward ON	Stop	Compare Runs • RESULTS	
	DataTypesRef_top										
🛞 🎦 Data	TypesRef_top										•
© ₽			1	(2)	2 int16	(2) 1)				
Ail											
				e (2)	2 single	2)				
			3 int8 (2)	2 int8	<u>→</u> 3)				
			4 single	e (2)	2 single	<u>→</u> (2))				
) 			5 int32	•		► 5 (2))				
Ready					162%					od	e5 🔡



Remark If code generation is performed after this operation, CS+/e² studio is started. The storage file for execution time measurement result will be removed.

3.4.1.6 Generating a load module

The steps of Generating a load module for Top-level model are the same as the steps of Generating a load module for Subsystem block. Refer to section "3.2.1.6 Generating a load module".

3.4.1.7 Downloading a load module

The steps of Downloading a load module during PIL Simulation used for Top-level model are the same as the steps of downloading used for Reference model. Refer to section 3.3.1.7 Downloading a load module.

3.4.2 Debugging Generated Code during PIL Simulation

The steps of Debugging Generated Code during PIL Simulation used for Top-level model are the same as the steps of debugging used for Reference model. Refer to section 3.3.2 Debugging Generated Code during PIL Simulation.

3.4.3 Re-executing Embedded Target

Terminate the Simulink[®] model previously executed and CS+/e² studio. Then, start the Simulink[®] model and run simulation.

When the Simulink[®] model is not updated and Embedded Target is re-executed, code generation is omitted. When the Simulink[®] model is updated, code generation is not omitted.



3.4.4 Cleanup Embedded Target workspace after PIL Simulation

Cleanup Embedded Target workspace with either of the following steps:

- Manually delete the following folders and files or using "ecpils_cleanup" command for automatic clean up(if necessary):
 - Folders: +ecpils, < ModelName >_ecpils, slprj



3.5 Verifying Algorithms of Code Generation Targets

You can use information (execution time of a load module generated from the embedded model and result of execution) obtained by running a PIL Simulation to verify algorithms.

The execution time measurement exported only when the [Measure Execution Time] checkbox is selected in [Embedded Target Options] of the Configuration Parameters dialog box.

Depending on the PIL Simulation mode and Time Measurement method, the procedures to get the execution time might be different. Refer to the blow sections in accordance with the PIL Simulation modes and Time Measurement methods for details.

Remark 1. Time Measurement by Performance Function can be used only on Single-Core PIL Simulation with all supported MCU families.

2. Time Measurement using Performance Function supplies the execution time which is measured by using the timer function provided by $CS+/e^2$ studio. Therefore, before measuring execution time with a debug tool, the timer function must be turned on. You can turn the timer function on and off by clicking the [Timer] button on the right side of the $CS+/e^2$ studio status bar.

3. The execution time measurement result is in nanosecond (ns) unit.

The following sections describe the Time Measurement with Performance Function method. This supplies the total execution time of whole PIL Simulation process and can be used on Single-Core PIL Simulation only.

To enable this feature, check the [Measure Execution Time] checkbox, set [Measurement Method] selection list to "Performance Function".

The measurement result is stored in the following files in according to code generation target:

1. When Code Generation Target is a Subsystem Block

Storage file for execution time measurement result of Subsystem Code Generation Target Block

<directory containing the model> \<Subsystem name>_ecpils\ <Subsystem name>.txt

2. When Code Generation Target is a Reference Model

Storage file for execution time measurement result of Reference Code Generation Target Model

<directory containing model> \slprj\ecpils\<reference model name>\<reference model name>.txt

3. When Code Generation Target is a Top-level Model

Storage file for execution time measurement result of Top-level Code Generation Target Model

<directory containing model>\<top-level model name>_ecpils\<top-level model name>.txt

4. The measurement result is stored in the following format



Normal case	Total: <total execution="" time="">ns, Pass Count: <pass count>, Average: <average execution="" time="">ns, Max: <maximum execution="" time="">ns, Min: <minimum execution="" time="">ns</minimum></maximum></average></pass </total>
An overflow has occurred when measuring the execution time of each step	Total: Overflow, Pass Count: <pass count="">, Average: N/A, Max: N/A, Min: <minimum execution<br="">time>ns</minimum></pass>
An overflow has occurred when calculating the total execution time	Total: Overflow, Pass Count: <pass count="">, Average: N/A, Max: <maximum execution="" time="">ns, Min: <minimum execution="" time="">ns</minimum></maximum></pass>



4. ERROR MESSAGES

This chapter explains the error messages output by Embedded Target.

4.1 Overview

Error messages are output to notify you of information that you should know about events that occur while you are setting [Embedded Target Options] in the Configuration Parameters dialog box or while a PIL simulation is running.

Remark Error messages output by Embedded Target are not linked to CS+/e² studio. Therefore, no help is displayed even if you press the F1 key after Embedded Target displays an error message.

4.2 Errors Detected in Configuration Parameters Dialog Box

The following table lists the messages that are output when an error is detected while settings are being made in the Configuration Parameters dialog box.

These error messages are output to the Embedded Target Error dialog box.

[Message]	E0101
[Message]	The <embedded option="" target=""> is invalid. Please check the entered value.</embedded>
[Explanation]	This error message is displayed when value of an option is entered incorrectly.
[Action by User]	Specify the correct value for options that have type are edit box.
[Message]	E0102
	This button cannot currently be pressed. Please change the value of <embedded option="" target="">.</embedded>
[Explanation]	This error message is displayed when a button cannot be pressed because the value of the option indicated in the error message does not match.
[Action by User]	Change the value of the option indicated in the error message.
[Message]	E0104
	An incorrect automation server is registered.
[Explanation]	This error message is displayed if a different version of MATLAB is registered as the automation server.
[Action by User]	Register the MATLAB in use as the automation server using the "regmatlabserver" command.
[Message]	E0105
	<embedded license="" target=""> is not registered.</embedded>
[Explanation]	This error message displayed when the license corresponding to the selected device family is not registered.
[Action by User]	If you don't have license for PIL Simulation on supported devices, register with Renesas Electronics.
	If you have license file for PIL Simulation on supported devices already, check if it is put in the Embedded Target installation. To confirm the availability of the feature, please "Check Available Features" on [Embedded Target Options] panel.

Table 4-1. Error Messages for Configuration Parameters Dialog Box



[Message]	E0106
	The selected debug tool is not supported. Please choose another debug tool.
[Explanation]	This error message displayed when selected Debug Tool is not supported by device family or device name.
[Action by User]	Select another debug tool corresponding to the value of [Device Family] option and [Device Name] option.
[Message]	E0108
	No devices are available. Please press [Update Device List] button to update the list of devices corresponding to the selected device family.
[Explanation]	This error message displayed when there are no devices in the device file of the selected device family.
[Action by User]	Check the IDE used and press the [Update Device List] button to update the device file
[Message]	E0109
	The model conversion mode does not match <target mcu="">.</target>
[Explanation]	This error message is displayed when the MCU type set in [Target MCU] does not match the model conversion mode.
[Action by User]	When [Multi-Core MCU] has been set, click on the [Convert Model for Multicore MCU] button.
[Message]	E0110
	No license is registered. Please register a valid license.
[Explanation]	This error message is displayed when no license is added or license was expired on your system.
[Action by User]	Register Embedded Target License with Renesas Electronics Corporation.
[Message]	E0111
	e ² studio does not support the specified device name.
[Explanation]	This error message is displayed when CS+ does not support this device name
[Action by User]	Check if [Device Name] is correct.
	Check if e ² studio supports the specified device name.
[Message]	E0112
	Software Trace is not selected for Measurement Method.
[Explanation]	This error message is displayed when [Performance Function] is set in [Measurement Method].
[Action by User]	Set [Software Trace] in [Measurement Method].



[Message]	E0114
	No "Embedded Target for RA" license. Please register license with Renesas Electronics.
[Explanation]	This error message is displayed when you attempt to convert a Multi-rate model of a Multicore MCU using the "Embedded Target for RH850 Multicore" license.
[Action by User]	(1) If you do not have the "Embedded Target for RA" license, please contact Renesas Electronics sales office.
	(2) If you have the "Embedded Target for RA" license, add the license with reference to the Installation Guide.
	(3) To confirm the license, click on the [Check Available Features] button on the [Embedded Target Options] panel.
[Message]	E0115
	File <target file=""> has been changed.</target>
[Explanation]	The ecpils files in package has been changed or any file which same name in the current workspace.
[Action by User]	Re-install Embedded Target
	• Check whether the files in current workspace have the same name as describe in the error message by use "which –all <target file=""> "? If so, rename the files in the workspace.</target>



4.3 Errors at Build

The following table lists the messages that are detected at build.

These error messages are output in the Embedded Target error dialog box.

Table 4-2. Error Messages at Build

[Message]	E0201
	Please exit <ide target="">, which has started.</ide>
[Explanation]	CS+ or e ² studio has already been started.
[Action by User]	• Exit the active CS+/e ² studio and execute rebuilding.
	• Terminate the CS+/e ² studio process on the Windows [®] task manager.
	Check that the rapid start function of CS+/e ² studio is not used.
[Message]	E0202
	The current mex compiler configuration is not supported.
[Explanation]	Current compiler tool chain in MATLAB [®] doesn't contain: mingw64, MSVC (Microsoft Visual Compiler)
[Action by User]	Install MinGW, MSVC compatible with MATLAB® version
[Message]	E0203
	The selected template project file does not exist.
[Explanation]	Address of template project which specified on Embedded Target options is not correct.
[Action by User]	Correct address of the template project
[Message]	E0204
	The current working directory does not contain model <modelname>.</modelname>
[Explanation]	Code generation during the build caused error if current directory is different from project directory. Therefore, Embedded Target will throw warning before generating the code.
[Action by User]	Change the current directory to project directory.
[Message]	E0205
	Opening the PIL simulation communications channel was not possible.
[Explanation]	This error message displayed when user want to stop the PIL simulation by click [OK] button in Figure 3-15. Confirmation Dialog Box
[Action by User]	While Embedded Target is building and show message box to stop PIL simulation don't click [OK].
[Message]	E0206
	The GenCodeOnly option is not supported.
[Explanation]	This error message displayed when the [Generate code only] checkbox is checked.
[Action by User]	Uncheck [Generate code only] checkbox.
[Message]	E0207
	The Create Block option is not set to "PIL".
[Explanation]	[PIL] is not set to [Create Block] in the Configuration Dialog.
[Action by User]	Open the Configuration Dialog for target model> Select All Parameter -> Search for the [Create Block] option -> Specify [PIL] to [Create Block].



4.4 Errors during Starting CS+/e² studio and Downloading

The following table lists the messages that are detected in Embedded Target processing from starting $CS+/e^2$ studio to downloading.

Table 4-3. Error Messages in CS+/ e² studio

[Message]	E0300
	Creating the <ide target=""> project was not possible (project.Create error).</ide>
	[Direct Cause]
	<the cause="" direct="" error="" message=""></the>
[Explanation]	The CS+ or e ² studio project file could not be generated.
[Action by User]	Check that the CS+ or e ² studio version is supported by Embedded Target.
	Check that the CS+ Python plug-in is enabled.
	Check that the e ² studio support area is specified correctly.
[Message]	E0302
	Adding the source file was not possible (project.File.Add error).
[Explanation]	The source file could not be registered in the CS+ project file.
[Action by User]	Check that the MATLAB [®] version is supported by Embedded Target.
[Message]	E0303
	Removing the source file was not possible (project.File.Remove error).
[Explanation]	The source file could not be removed from the IDE project file.
[Action by User]	When "Template Project & LM Download" is selected for IDE Mode, check that the IDE project created by Embedded Target has been specified.
[Message]	E0304
[message]	Setting the debug tool was not possible (debugger.DebugTool.Change error).
[Explanation]	Cannot change to target Debug Tool, which was set on [Embedded Target options]
[Explanation]	panel.
[Action by User]	Confirm available connection types (when using E1/E2 emulator) on CS+ project.
	Re-generate test environment again.
[Message]	E0312
	Building was not possible (build.All error).
[Explanation]	An error occurred at build.
[Action by User]	 Check the following and regenerate the test environment.
	 Review the property setting of CS+/e² studio.
	 Check the error message displayed in the CS+/e² studio output panel.
	 When the memory size of the device is small, consider the use of a device of large memory size.
[Message]	E0320
	Connecting the debug tool was not possible (debugger.Connect error).
[Explanation]	An error occurred at connecting the debug tool.
[Action by User]	Check the property setting of CS+/e ² studio.
	 Check that E1/E2/E2 Lite/E20 (JTAG/Serial)/EZ/COM Port/J-Link have been correctly connected.
[Message]	E0321
-	Downloading the load module was not possible (debugger.Download.LoadModule error).



[Explanation]	An error occurred at downloading a load module.
[Action by User]	Check the property setting of CS+/e ² studio.
	 Check that no error occurred at build of CS+/e² studio.
[Message] E0322	
	Setting the timer event was not possible (debugger.Timer.Set error).
[Explanation]	An error occurred when cannot set time events.
[Action by User]	Re-allocate core assignment on Simulink [®] model to reduce the number of timer events.
	Re-generate and re-execute load module from embedded model.
[Message]	E0323
	Opening the e ² studio project was not possible (project.Open error).
[Explanation]	The e ² studio project file could not be imported to workspace in e ² studio IDE.
[Action by User]	Check that the e ² studio version is supported by Embedded Target.
	Check that the e ² studio support area is specified correctly.



4.5 Errors during PIL Simulation

The following describes error messages detected during PIL simulation. Error dialog boxes during PIL simulation are output from MATLAB[®]/Simulink[®].

1	1 Fibonacci_ecpils						
⊻i	View Font Size						
	Message	Source	Reported By	Summary			
0	Block error	Fibonacci	Simulink	Error in 'Fibonacci_ecpils/Fibonacci' while executing C MEX S-function 'Fibonacci0_pbs', (n			
0	Block error	Fibonacci	Simulink	Error in 'Fibonacci_ecpils/Fibonacci' while executing C MEX S-function 'Fibonacci0_pbs', (n			
•				۱۱۱			
(Fibonacci_ecpils/Fibonacci Error in 'Fibonacci_ecpils/Fibonacci' while executing C MEX S-function 'Fibonacci0_pbs', (mdlStart), at time 0.0. Caused by: Communications error: the communication channel could not be opened. 						
				Open Help Close			

Figure 4-1. Messages in the Error Dialog Box during PIL Simulation

Table 4-4. Actions for Errors during PIL Simulation

[Action by User]	(1) Check that CS+/e ² studio has been started
	(2) Check that the debug tool of CS+/e ² studio is connectable
	(3) Check that the program has been downloaded to CS+/e ² studio
	(4) Check that multiple CS+/e ² studio has not been started
	(5) Check that the rapid start function of CS+/e ² studio has not been used
	(6) Terminate all processes of MATLAB [®] and CS+/e ² studio
	(7) Use Windows [®] Task Manager to terminate process regarding CS+/e ² studio
	(7-1) Right click on the Task Bar of Windows®, click on "Start Task Manager"
	(7-2) In the Windows [®] Task Manager window, choose Processes tab
	(7-3) Check whether the CubeSuiteW+.exe process has existed. If no, right click on that item and choose End Process item
	(8) Modify the value of "3000" of Buffer Size option that has been defined in
	Embedded Target Options
	(9) Start MATLAB®
	Re-execute PIL simulation



4.6 Errors during Model Conversion

The following table lists the error messages that are displayed when errors are detected during model conversion.

Table 4-5. Error Messages during Model Conversion

[Message]	E0412
	Execution of the model conversion script failed.
[Explanation]	This error message is displayed when execution of the script file for model conversion failed.
[Action by User]	Check information of the input file and make sure the settings of the model are
	correct before converting it.
[Message]	E0413
	Creating core allocation pattern files for model conversion was not possible.
[Explanation]	This error message is displayed when the intermediate files to be used in model conversion cannot be generated.
[Action by User]	If M2PinterfaceCore.csv and M2PInterfaceConn.csv already exist, make sure they are not being opened by another program.
[Message]	E0414
	ECPILS_Core.csv and ECPILS_Conn.csv do not exist.
[Explanation]	The "ECPILS_Core.csv" and "ECPILS_Conn.csv" files do not exist.
[Action by User]	The core allocation information is missing or incorrect. Re-generate the information.
[Message]	E0415
	Getting information on conversion failed.
[Explanation]	The model parameters cannot access model information for some reason.
[Action by User]	Check whether the model has been opened before using the ecpils_convert_model command.
[Message]	E0416
	Converting the model was not possible.
[Explanation]	The conditions required for model conversion are not satisfied.
[Action by User]	Check if the following conditions are satisfied.
	The automation server must be set up correctly.
	• The button for model conversion appropriate for the selected [Target MCU] must be clicked on.
	 [Software Trace] must be set in [Measurement Method].
	• The device set in [Device Name] must be supported by e ² studio.
[Message]	E0417
	The model has already been converted.
[Explanation]	An attempt was made to covert a model that has already been converted.
[Action by User]	Use a model that has not been converted.
[Message]	E0418
	Multiple model conversion parameters are specified.
[Explanation]	The number of input arguments of the ecpils_convert_model command is not one.
[Action by User]	Specify either [Single-Core MCU] or [Multi-Core MCU].



[Message]	E0419
	Failed by the search processing at list of candidate for measurement block.
[Explanation]	An error has occurred due to one of the following reasons:
	 The format of the signal name of the Multi-rate model and scheduler in use is incorrect. The format must be "u1_XXtic_out".
	• The list of measurement target blocks cannot be written to the measurement target information file due to the lack of access permission.
[Action by User]	Check the signal name of the scheduler.
	• If the measurement target information file already exists, make sure it is not being opened by another program.
[Message]	E0420
	Failed by the connection search processing.
[Explanation]	This error message is displayed when the intermediate files to be used in model conversion cannot be accessed
[Action by User]	If M2PinterfaceCore.csv and M2PInterfaceConn.csv already exist, perform model conversion after confirming that you have permission to access the files.
[Message]	E0421
	There is no candidate for measurement target.
	Please put only "usable blocks" under the code generation target.
[Explanation]	The list of measurement target blocks in the measurement target information file is empty.
[Action by User]	Confirm the following conditions and then re-execute model conversion.
	 There must be at least one Subsystem block under the code generation target block.
	 Only usable blocks must be placed under the code generation target block.
[Message]	E0601
	Changing rate information was not possible because the scheduler does not meet the required specification.
[Explanation]	This error message is displayed when the output port name of the scheduler is in an incorrect format (e.g. not u1_XXtic_out).
[Action by User]	Check if the output port name of the scheduler is correct. Another solution is to delete the current Scheduler block and execute the ecpils_create_sample_multi_rate_scheduler command to create a new Scheduler block
[Massana]	
[Message]	E0603
	The number of existing Scheduler outports does not match the number of new Scheduler outports.
[Explanation]	The number of arguments of the ecpils_create_sample_multi_rate_scheduler command is incorrect.
[Action by User]	Set the number of rate values of the ecpils_create_sample_multi_rate_scheduler command to be equal to the number of output ports of the Scheduler block.
[Message]	E0700
	No Subsystem or duplicate Subsystems are selected as the target of measurement.
[Explanation]	This error message is displayed when there is a mistake in checkboxes when selecting the form for specifying measurement targets.
[Action by User]	

[Message]	E0701			
[Output of the Core.csv file was not possible.			
[Explanation]	This error message is displayed when the intermediate files to be used in model conversion cannot be generated.			
[Action by User]	Check if there is an M2PinterfaceCore.csv file that you have permission to access. If M2PinterfaceCore.csv that is generated from ECPILS_Core.csv already exists, make sure it is not being opened by another program.			
[Message]	E0702			
	Output of an export file was not possible.			
[Explanation]	This error message is displayed when the measurement target information file cannot be generated.			
[Action by User]	If the measurement target information file already exists, make sure it is not being opened by another program.			
[Message]	E0703			
	Import of the selected model failed. The target of code generation in the imported file differs from that of the actual model.			
[Explanation]	Import of the measurement target information file failed due to one of the following reasons:			
	The measurement target information file may have been modified manually.			
	• The measurement target information file may be for a different model or a different code generation target block.			
[Action by User]	Re-confirm with the measurement target information file that the code generation target and target model for mode conversion are correct. If they differ, the measurement target information file cannot be used. Re-create the measurement target information file.			
[Message]	E0704			
	Import of the selected model failed. The structure of the model in the imported file differs from that of the actual model.			
[Explanation]	Import of the measurement target information file failed due to the following reason. Though the model and code generation target are correct, the internal structure of the code generation target has been changed (e.g., usable blocks were added, block name was changed).			
[Action by User]	Re-confirm with the measurement target information file that the code generation target has the same model structure as the target model for mode conversion. If they differ, the measurement target information file cannot be used. Re-create the measurement target information file.			
[Message]	E0705			
	Input of an import file was not possible.			
[Explanation]	This error message is displayed when importing of the measurement target information file failed for some reason (e.g., not having access permission).			
[Action by User]	Re-import the measurement target information file after confirming that you have permission to access it.			
[Message]	E0706			
	Cannot get model information or wrong information.			
[Explanation]	This error occurs at startup of the form for specifying measurement targets.			
[Action by User]	This is an internal error. Please contact a Renesas Electronics sales office			

[Message]	E0801		
	Output of the script file was not possible.		
[Explanation]	An error has occurred due to one of the following reasons:		
	 The format of M2PinterfaceConn.csv and M2PinterfaceCore.csv is incorrect. 		
	 Does not have permission to access TestModelScript.m. 		
[Action by User]	Re-create the measurement target information file.		
	 If TestModelScript.m already exists, make sure it is not being opened by another program. 		



Revision History		у	Embedded Target User's Manual: Operation		
Rev. Date Description					
		Page	Summary		
1.00	Mar.01.25		First Edition issued		

Embedded Target User's Manual: Operation

Publication Date: Rev.1.00 Mar.01.2025

.

Published by: Renesas Electronics Corporation

Embedded Target



•

R20UT5640EJ0100