RENESAS

ISL94216EVKIT1Z

Evaluation Kit and GUI

This user manual demonstrates basic operations of the GUI and ISL94216 Evaluation Kit. Use this document in the sequence it was written, each section assumes the previous section was completed. See the <u>ISL94216</u> datasheet for detailed information.

Software

The ISL94216 Evaluation Board GUI Code zip file must be downloaded from the Documentation and Downloads section of the <u>ISL94216EVKIT1Z</u> board page. The ISL94216 GUI is built on top of Excel using Visual Basic for Applications (VBA 1.00). It is designed to allow you to perform detailed evaluation of the ISL94216 and also includes a simplified demonstration GUI.

Hardware

The ISL94216 Evaluation Kit consists of the following components:

- · ISL94216EV1Z ISL94216 evaluation board
- · ISO-DONGLE-EV1Z ISL94216 communications dongle with USB cable
- BMS-PS-CELL16Z A 16-cell resistor ladder board

The following equipment is also needed to complete an evaluation of the device:

- Power supply (or battery pack)
- Current meter
- Voltmeter
- Oscilloscope

Ordering Information

Part Number	Description
ISL94216EVKIT1Z	ISL94216 evaluation kit









Contents

1.	Functional Description	5
1.1	Evaluation Board	5
1.2	Evaluation Board LEDs	6
1.3	Evaluation Board Communications Switches	6
1.4	Communications Dongle	7
1.5	Resistor Ladder	7
1.6	Power Supply.	
1.7	Current Meter.	8
1.8	Voltmeter	
1.9	Oscilloscope	8
1.10	BMS Assembly	9
1.1		
2.	ISL94216 GUI Start.	10
2.1	Power Supply	11
2.2	Connect	11
2.3	Initialization	11
3.	SCAN Mode	13
3.1	Busy Bit	13
3.2	Single System Scans	14
3.3	Continuous System Scans.	15
3.4	Low Power Timer.	16
_		
4.	IDLE Mode	
4.1	VCell Trigger	
4.2	IPack Trigger	
4.3	VREG Trigger	
4.4	VBAT/ITEMP Triggers	
4.5	COMM Timeout	27
-		~~
5.		
5.1	Strong/Weak Regulator	29
6.	SHIP Mode	30
6.1	Strong/Weak Regulator	
6.2	Wakeup	
0.2		51
7.	Demonstration GUI	32
7.1	Launching the Demo GUI	32
7.2	Initializing the Demo GUI	
7.3	Demo Single Scan	
7.4	•	
7.4	Demo Continuous Scan	33
7.4 7.5	Demo Continuous Scan	33 33
7.4 7.5 7.6	Demo Continuous Scan Demo Graphing Demo Threshold Modification	33 33 34
7.4 7.5	Demo Continuous Scan	33 33 34 35



ISL94216EVKIT1Z

8.	Schematic	36
9.	Revision History	38
Appe	ndix A	39



1. Functional Description

1.1 Evaluation Board

The ISL94216 evaluation board (Figure 2) as shipped from stock is set up for 16 cells with external cell balancing components selected to provide ~500mA of cell balancing current.



Figure 2. ISL94216EV1Z Evaluation Board

Supply current can be monitored by connecting the current meter across J9 or J10. These jumpers MUST be in place if a current meter is not. Exceptions are listed in <u>"High Current Loads" on page 9</u>.

The board can be configured for fewer cells by installing jumpers on connector TPC, or across parts of J3 on the resistor ladder board (see <u>"Resistor Ladder" on page 7</u>).

A complete schematic for the evaluation board is available here: <u>"Schematic" on page 36</u>.



The cell balancing current can be adjusted by changing resistors R34, R36, R38, R40, R42, R64, R66, R68, R70, R72, R94, R96, R98, R112, R114, and R116. VC1 external cell balancing circuitry is shown in <u>Figure 3</u> with R114 in the lower left.



Figure 3. VC1 External Cell Balancing Circuitry

1.2 Evaluation Board LEDs

The evaluation board has six LEDs, four on the GPIO pins, one for ALRT and one for VDD. S1 positions 1-4 are in line with the GPIO pins, position 5 is ALRT and position 6 is VDD. In the OFF position, as shown in Figure 4, the LEDs and their pull-up resistors to VDD are disconnected from the ISL94216 pins. The OFF position allows the ISL94216 supply current to be measured without the external LED current for demonstration and/or verification of datasheet limits.



Figure 4. LEDs

Slide S1 positions 5 (ALRT LED D5) and 6 (VDD LED D6) up to the **ON** setting. D6 should light up when the ISL94216 is powered.

1.3 Evaluation Board Communications Switches

The communication protocol of the ISL94216 is determined by the connections of the CMS0 and CMS1 pins (see datasheet). These pins are configured by the switches on SW2 in the lower right corner of the evaluation board. In the down position (dot) the device is configured for I²C only. By default, the GUI configures the dongle for SPI communication. Both switches on SW2 must be in the up position (as shown in Figure 5) for proper operation using the GUI and dongle supplied with the evaluation kit. It is important to verify SW2 is in this configuration, otherwise the GUI does not connect to the device. With these switches in the up position the GUI can configure the dongle and ISL94216 to use any of the three available protocols after the connect function is complete.



Figure 5. Communication Switches



1.4 Communications Dongle



Figure 6. ISO-DONGLE-EV1Z Communications Dongle

The communications dongle, shown in <u>Figure 6</u>, is a board that isolates the ISL94216 evaluation board assembly ground from the PC and workbench grounds. Most Battery Management Systems (BMS) operate isolated from earth ground. **IMPORTANT:** When an oscilloscope probe ground is connected to the assembly it can provide a path to earth ground, which in severe cases can reset the ISL94216. Any earth ground connection should be made before the board is powered to avoid an unintended reset.

The dongle enables SPI, I^2C , and Single Wire communications with the ISL94216. Connect the dongle to the PC using the provided USB cable.

Using the GUI the dongle can be configured to drive or read the ISL94216 GPIO pins.

Under some circumstances the dongle draws current from the ISL94216 evaluation board, it might be necessary to disconnect the dongle from the evaluation board if attempting to measure only the current drawn by the ISL94216.

1.5 Resistor Ladder

A resistor ladder board is used to mimic a cell stack (limited) if a battery pack is not available. AC or heavy load currents and cell balancing cause voltage fluctuations when using a resistor ladder that would not occur with batteries.

Connector J3, yellow arrow in <u>Figure 7</u>, can be used to short out center cells for the evaluation of systems with fewer than 16 cells. See the Reduced Cell Count section of the ISL94216 datasheet for details.

Each CELL of the resistor ladder consists of three 300Ω resistors in parallel resulting in 100Ω per cell. At a typical operating voltage of 48V with 16 100 Ω cells in series ~30mA is consumed.





Figure 7. Resistor Ladder Board

1.6 Power Supply

If a battery pack is not available, the combination of a power supply and a resistor ladder is used. The power supply must be selected so that it can supply the ladder, ISL94216 evaluation board, and load currents at the required voltage without current limiting.

With the power supply output disabled, connect the negative terminal to the GND clip and the positive terminal to the 16CELL clip on the resistor ladder board.

Set the power supply output voltage to 48V, but keep the output disabled. If using a reduced number of cells, set to the appropriate voltage. Do not exceed 55V VBAT or 4.8V per cell, whichever is lower.

1.7 Current Meter

The current meter is used to measure the current consumed by the ISL94216 Evaluation Board and/or load. If a multimeter is used, make certain it is connected and set to measure current. The current meter should be connected in place of **either** jumper J9 **or** J10 on the evaluation board. The text in the following sections assumes this meter is installed at J10. The jumpers must be installed except in special cases, such as the insertion of the current meter or as described in <u>"High Current Loads" on page 9</u>. The meter should be connected before the power supply output is enabled, or a battery pack is connected to the evaluation board.

1.8 Voltmeter

The voltmeter is used to measure various voltages of interest on the ISL94216 BMS assembly. The recommended startup connection is Pack+ (J7) vs Pack- (J8).

1.9 Oscilloscope

For capture of communications, analog and digital signals associated with the ISL94216 as needed.



1.10 BMS Assembly

The three boards described previously are connected together as shown in Figure 8.



Figure 8. BMS Assembly

The resistor ladder and ISL94216 evaluation boards connectors line up Pin 1 to Pin 1 with a total of 17 pins. Pin 1 of both connectors is at the bottom of the mated pair shown in <u>Figure 8</u> and <u>Figure 9</u>.



Figure 9. Cell Connection



Figure 10. Dongle Connection

The dongle and ISL94216 evaluation board connectors line up Pin 1 to Pin 1, though the dongle has four extra pins. These extra pins are for use with other evaluation boards. Take note of the orientation of the two connectors in the assembly images (Figures 8, 9, 10). When you have verified all of the connections, proceed to the next section.

1.11 High Current Loads

The evaluation board as configured in Figure 8 is only capable of sourcing low load currents without inducing measurement errors. Jumper J9 connects the low-side current sense resistor to the bottom of the resistor ladder through the VC0 sense line. Jumper J10 connects the high-side load/charge path to the top of the resistor ladder through the VC16 sense line. This configuration routes load current through the voltage sense lines, which can induce offset errors in the cell measurements. A setup using a resistor ladder is not appropriate for charging tests.

For high currents a properly sized connection must be made between J3 and the negative terminal of the supply (or battery pack), then J9 should be removed. Another wire from J2 to the positive terminal of the supply is also necessary, then J10 should be removed. This separates the voltage sense lines from the load/charge current path to reduce errors to a minimum and is the recommended configuration for all applications.



2. ISL94216 GUI Start

Open the workbook to get started, there is no installation required. Macros are automatically disabled on some PCs; if the message **SECURITY WARNING Macros have been disabled** is visible beneath the menu bar, select **Enable Content**. This is shown in the Figure 11.

FILE H	OME INSERT P Calibri \cdot 11 B I $\underline{U} \cdot A^{}$ $\therefore A^{} \cdot A^{}$	• = = =	₽ Ge 	• % •		al Formatting * Table *	ACROE Cells	BAT Altha	ſ,
Clipboard 🕫	Font	a Alignment	5 G N	Number 5	S	tyles			/
I SECURI	TY WARNING Macr	os have been disab	led.	Enable Conter	nt				>
T11	• 1 X	$\checkmark f_x$,
A	в	C D	E	F	G	н	4	J	1 r
1	5	<u> </u>	-		0				T
2									
3									
4	Press <a< td=""><td>lt> + <f11></f11></td><td>To O</td><td>pen VB</td><td>A Edito</td><td>r</td><td></td><td></td><td></td></a<>	lt> + <f11></f11>	To O	pen VB	A Edito	r			
5				-					
6									
7		Click Here to L	aunch the	GUI					
8									4
9								1	-
11									+
40 ×	StartingShe	configurat	tion 1	(+	: •				
Ready 🔝	startingshi	conigura		· (四		+ 10	0%

Figure 11. GUI Start

Press the **Launch** button to start the GUI. The first time the GUI is launched the Renesas Software License Agreement pop-up opens, select **I accept the agreement** and click **Continue** after reviewing it to start the GUI. The Renesas SLA opens each time the GUI is launched unless the spreadsheet is saved before closing.

When launching the GUI from the workbook, occasionally Excel stops responding and/or crashes. If this occurs, re-open the workbook and press **<Alt> + <F11>** to open the VBA editor. From here either press the green **play** button, outlined in red in Figure 12, or press **<F5>** to launch the GUI.

Launching from the VBA editor can open the Demo GUI. Select the **Exit Demo** shown in Figure 13 button to close this and open the Evaluation GUI. The use of the Demo GUI is covered later in this document.



Figure 12. VBA Editor





2.1 Power Supply

Enable the power supply connected to the resistor ladder board (or connect the battery pack). With VBAT set to 48V, the power supply should source ~32mA.

Typical power supplies only source current, this prevents demonstration of charging features using this type of supply. A battery pack or four-quadrant source/sink type of supply is required to demonstrate charging. Only a battery pack is suitable for cell balancing examples.

2.2 Connect

The GUI must detect the presence of both the evaluation board and dongle to operate, this is referred to as the Connect step. Insert the USB cable between the dongle and PC, then connect the dongle to the evaluation board. Press the green **Connect** button to start the detection process as shown in <u>Figure 14</u>.



Figure 14. Connect

The device must be powered for this step to complete successfully. If the device is not powered up, an error message is displayed informing you that there was a communication error. When this error occurs you should either unplug then re-plug in the communications dongle, or press the reset button on the dongle (highlighted in Figure 15).



Figure 15. Reset Button

You must have read/write access permission for the USB port, this might require intervention by your IT resource(s) if Connect continuously fails.

2.3 Initialization

On startup, the GUI displays that the ISL94216 settings are empty. The ISL94216 has started up in its default configuration (see the ISL94216 datasheet). The displays must be synchronized with the ISL94216 by reading the present values from the device into the displays. After this, a basic Initialization is also recommended.

2.3.1 Read Settings

Click on the **Read Settings** button on the left side of the GUI to sync the information displayed in the GUI to the settings in the ISL94216. This button operates in all but SHIP Mode.



2.3.2 Basic Init

Click on the **Basic Init** button on the top center of the GUI to set the ISL94216 into an operational mode chosen for evaluation purposes. This button automatically synchronizes displays to the settings in the ISL94216 after they are initialized. Basic Init operates regardless of mode as it begins with a hard RESET.

Following execution of Basic Init, the main display is shown in Figure 16:

Fin Final Andrea	Renesas: ISL94216 GUI REV 0.00 GEN	- 🗆 🗙
Connect Connected Disconnect	Meas System Voltage IPack ITemp/Reg Aux CB GPIO Status Reg M	Map Dongle
RENESAS	dVCell: 276.834 mV Cell # Meas VcMax: 3.6229 V @ 10 VcMin: 3.3461 V @ 9	urements
Launch Demo Basic Init Read Settings Start GUI GUI Refresh Rate	IPack: -36.774 uV IPack: -7.355 mA Cell16: 3.448 V Timer: 210.000 ms	
Reset Run User Code Update 1 Second PowerFets Faults And Indicators CFET DFET Clear Faults CP NRDY	Cell15: 3.441 V VPack: 55.091 V Cell14: 3.440 V VCell Sum: 55.223 V Cell13: 3.446 V VTemp: 1.181 V Cell12: 3.447 V VTemp: 1.181 V	
Power Config: SERIES Ox24.7 CPMP EN	Cell11: 3.451 V Aux0: 615.118 mV Cell10: 3.623 V Aux1: 613.868 mV Cell09: 3.346 V Cell08: 3.451 V	
Read Pwr Show Faults Read / Write	Cell07: 3,455 V Cell06: 3,454 V Cell05: 3,446 V ITemp: 28,399 C	0x01.0 Scan
# Of System Info SA:0x 0 Bytes 1 Reg:0x 00 Data:0x 00 Write Read	Cell03: 3,432 V IReg: 2.369 mV Cell03: 3,439 V IReg: 789.765 uA	before Read Read Measurements

Figure 16. Main Display Following Execution of Basic Init

Screen captures of Basic Init settings displayed in the tab panels can be found in "Appendix A" on page 39.



3. SCAN Mode

For normal operation during charging or discharging of the Battery Pack, the ISL94216 should be in SCAN Mode. The system Mode is controlled by the Scan Operation register, shown in <u>Table 1</u> and <u>Table 2</u>. The POR/RESET defaults are highlighted in yellow.

Table 1. UX2E Scan Operation	Table 1.	0x2E Scan Operation
------------------------------	----------	---------------------

Bits	D[7:6]	D[5:3]	D[2:0]
Bit Name	System Mode	Low Power Timer	Scan Delay
Default	00	01 1	011

The System Mode bits are used to manually put the ISL94216 into a specific mode.

Table 2. SM Mode

D[7:6]	SM Mode
00	IDLE mode
01	SCAN mode
10	LOW POWER mode
11	SHIP mode

A variety of important controls are changed from the default setting during Basic Init, some are set as shown in <u>Figure 17</u>. These settings can be found on the **System** tab. Review the datasheet descriptions for each of these registers to familiarize yourself with the control functions before proceeding.

0x01 Global Operation	0x2E Scan Operation		Measu	e Enable Bits	Measu	re Averaging
7 Soft Reset 6 Reset to IDLE 5 RCAL Vos Trigger	Mode: SCAN -	□ Bit 7 ✓	<pre>Ox02.7 VCell</pre>	✓ Ox24.6 Open Wire	0x02.4:2 VCell	1 • Scans
4 RCAL LPM 3 RCAL Scan 2 BUSY	Low Power 2048 scans	V	Ox03.7 IPack	✓ Ox1F.6	0x03:4:2 IPack 0x11.4:2	1 Scans
 ✓ 1 Scan Select □ 0 Sys Trigger 	Scan 256ms V		Ox1F.7 VBat	0x11.7:6 Aux	Aux 0x1F.4:2	1 - Scans
Write Read	Delay:	✓ Bit 0		BOTH -	Other	1 Scans



Bit 1 of the Global Operations register is set to 1 for Single Scan. With this setting, a System Trigger initiates a single measurement scan of all enabled measurements. If Bit 1 is set to 0 when a System Trigger is executed, the device runs Continuous Scans.

All of the Measure Enable Bits are set to enable measurement of all inputs during a system scan. The Measure Averaging setting for the measurements is set to 1.

The System Mode (Bits 7:6 of the Scan Operation register) are set to SCAN Mode. The Scan Delay bits are set to 256ms. Scan Delay only operates when running Continuous Scans.

The Low Power Timer sets the number of scans without a charge or discharge current detection required for the device to transition to low power mode.

3.1 Busy Bit

The ISL94216 has a read-only bit that indicates when the device is busy making measurements, Bit 2 of the Global Operations register. The bit is 1 when the device is busy measuring and 0 when idle. The bit value status is inverted and output on the ALRT pin if Mask Register 0x65 Bit 0 is set to 0 (done by Basic Init). ALRT is low when the device is busy and transitions high when measurements complete. This bit combined with ALRT is useful for applications and bench debug.



3.2 Single System Scans

Select the check box for Bit 0 of the Global Operations register, then click on the **Write** button (<u>Figure 18</u>) to trigger a single system scan while watching ALRT LED D5. With Bits 0 and 1 selected, we are writing 0x03 to this register.



The LED should flash on for approximately 220ms given the Basic Init settings. The single system scan runs all tests on each trigger. Switch to the **Measurement Tab**. Switching tabs automatically performs reads relevant to tab being switched to, so the measurements should automatically update on switching. Additionally, the **Read Measurements** button (Figure 19) can be clicked to confirm that the values were properly read by the GUI.

Check the **Scan before Read** box (<u>Figure 20</u>) then click the **Read Measurements** button. This triggers a system scan then displays the results of the measurements. As long as the device is in SCAN Mode and **Scan before Read** is checked, clicking the **Read Measurements** button operates in this manner. The **Scan before Read** box signals the GUI software to send a System Trigger and waits for the measurements to complete, then reads back the results. If the **Scan before Read** box is not checked, the button only executes a read.

3.2.1 Measure Enable Bits

As previously shown, the ISL94216 has several measure enable bits that allow you to control what is executed during a system scan. If the enable bits are set to 1, the related measurements are executed during a single system scan. Cell Voltage, IPack, Pack Voltage and Internal Temperature measurements along with Open-Wire detection can all be enabled or disabled. Additionally, there are four options for ETAUX: None, Only Aux0, Only Aux 1, or both. The **Basic Init** function enables all measurements and both thermistors.

If available, connect an oscilloscope probe to the ALRT pin and the ground to one of the DGND pins. Set up the scope to view a signal of 0V to 3.3V and a time span of 400ms to 500ms with a negative edge trigger. If a scope is not available, the ALRT LED is the indicator to be observed.

Note: The connection of the oscilloscope ground to the board ground can reset the ISL94216 if the board was floating relative to earth ground prior to this connection. If this happens, execute **Basic Init** to put the ISL94216 back to the required mode and settings. The dongle isolates the evaluation board ground from the PC ground. If the negative terminal of the power supply is not isolated from ground then the evaluation board is not either.

Check the **Scan before Read** box then click the **Read Measurement** button (<u>Figure 16</u>) to trigger a single system scan and display the results of the measurements. The scope capture should look similar to the image in <u>Figure 21</u>.





Figure 21. Oscilloscope Measurement Results

Experiment by disabling all but one Measurement Enable bit to see the busy times for each section.

Also, look at the effect on the measurement time of the averaging settings. The capture in Figure 21 was obtained with all measurements enabled and all averaging set to minimum.

3.3 Continuous System Scans

In the Global Operations register, clear all checked bits then click on the **Write** button to write 0x00. Select the **Read** button to read back and confirm the setting. The device is now set for continuous system scans, though we have not triggered it to start.

Before beginning continuous scans enable the power FETs. Though not required to perform continuous system scans, it is necessary to demonstrate the automatic FET response of various faults in the coming sections. To enable the power FETs, locate the **PowerFets** box on the left side of the GUI, check the **0x24.7 CPMP EN** box, which enables the charge pump. Click the **CFET** and **DFET** buttons; they should turn green. Click the **Read Pwr** button and confirm that the CPMP EN box is checked and the **CFET** and **DFET** buttons are green as seen in <u>Figure 22</u>



Figure 22. Power FETs

Next, check the **Status** tab to see that the status Bit 0x65.5 CP NRDY is now clear.

Select the check box for Bit 0 of the Global Operations register then click on the **Write** button below it to trigger a continuous system scan while watching $\overline{\text{ALRT}}$ LED D5. The LED is flashing because a continuous system scan is now running. With the settings given previously, the LED flashes about every 290ms, the first flash is ~220ms while most flashes are for ~35ms with the present settings. See 0x1B.5:4 Update Other and 0x03.6:6 OW Update sections in the datasheet as these affect the length of some subsequent scans. To stop the scan, clear all bits of register 0x01 and set (check) Bit 0x01.1 Sys Select, then click on the **Write** button below it. Writing a value of 0x02 to register 0x01 stops the continuous scan.



Any changes to settings that are used as controls or thresholds during system scan (single or continuous) must be made when the system scan is STOPPED.

Experiment with the **Measure Averaging** settings on the **System** tab and note the change in the duration the busy bit sets the ALRT output low. Use an oscilloscope to measure the pulse width if one is available.

Be sure to stop the scan by setting Bit 0x01.1 Sys Select before making changes and restarting the scan.

Table 3.Scan Delay

	Delay (ms)		
0	0	0	0
0	0	1	64
0	1	0	128
0	1	1	256
1	0	0	512
1	0	1	1024
1	1	0	2048
1	1	1	4096

The Scan Delay bits of the Scan Operation register control the delay time between finishing a System Scan measurement/test sequence in continuous scan mode and starting a new one. The various settings are shown in <u>Table 3</u>. Experiment with the **SCAN DELAY** bit settings in the Scan Operation register and note the change in the delay between ALRT output low periods. Remember, the scan must be stopped to make changes to settings used during scan.

Stop the continuous system scan by setting Bit 0x01.1 Sys Select before proceeding to the next step.

3.4 Low Power Timer

The Low Power Timer bits select the number of consecutive System Scans with a current reading below the charge and discharge thresholds required before the ISL94216 transitions from SCAN Mode to LOW POWER Mode. Table 4 shows the various Low Power Timer settings.

	Delay: D[5:3]		Number of Scans
0	0	0	OFF
0	0	1	512
0	1	0	1024
0	1	1	2048
1	0	0	4096
1	0	1	8192
1	1	0	16384
1	1	1	32768

In the **0x2E Scan Operation** area on the **System Tab**, set the mode to SCAN, set the Low Power Timer to 512 scans, and the scan delay to 64ms. With these settings, each scan takes ~100ms. If the IPack voltage is between approximately $\pm 200\mu$ V for 512 consecutive scans, the device transitions from SCAN to LOW POWER Mode.

Execute a few single system scans, if the IPack voltage is not within the $\pm 200\mu$ V range and/or the indicator in the **PowerFets** block is not **No Charge** as seen in <u>Figure 23</u>, then short out the IPack current sense resistor with a jumper across the 2-pin CS connector. This should only be done if no significant load is present. It might be necessary to set all S1 switches to OFF.

Set the Global Operations register to 0x01 to trigger a continuous system scan and watch the ALRT LED. After less than 60 seconds, the frequency of the LED flashing significantly decreases to ~2s as the device has transitioned from SCAN to LOW POWER Mode.

Click the **Read Page** button on the system tab and confirm the mode has switched to LOW PWR as shown in <u>Figure 24</u>



Figure 23. Power FETs

0x2E Sca	n Operation		
Mode: 🔇		✓ Bit 7	0x09.5
Low Power Timer:	512 scans 🔹		
Scan Delay:	64ms -	□ □ ☑ Bit 0	
0x01 Glo	bal Operation		
☐ 7 Soft R ☐ 6 Reset ☐ 5 RCAL ☐ 4 RCAL ☐ 3 RCAL 2 BUSY ☐ 1 Scan 2	to IDLE Vos Trigger LPM Scan	Read	Page

Figure 24. Scan Operation



4. IDLE Mode

IDLE Mode is the default mode following POR, RESET, or Reset-to-IDLE. An Important difference between IDLE and SCAN Modes is neither continuous nor single system scans can be executed in IDLE Mode. Current direction bits CHRGI and DCHRGI do not operate in IDLE Mode, current direction dependent faults set without regard to the current direction but the MCU is required to enable/disable CFET and DFET in IDLE Mode.

Put the ISL94216 in IDLE Mode. On the **Meas** tab with the **0x01.0 Scan before Read** box checked, click the read measurements button. Note the displays are not updated. Uncheck the **Scan before Read** box then use System Trigger Bit 0x01.0 to execute a system trigger followed by **Read Measurements**. Again the displays are not updated and the ALRT LED does not flash. Leave the **Scan before Read** box unchecked in IDLE Mode.

With the device in IDLE Mode, the individual trigger bits, as opposed to the System Trigger, must be used. The individual trigger bits operate in both SCAN and IDLE Modes.

4.1 VCell Trigger

On the **Meas** tab, select **VCell** from the drop-down menu and press the **Trigger Individual** button. This writes a 1 to VCell Operation Bit 0x02.0, which triggers a VCell measurement. The ALRT LED flashes during the measurement. Click **Read Measurements** and note that only the cell voltages, shown in <u>Figure 25</u>, update. On the **System** tab, increase the Measurement Averaging count for VCell to 128. Trigger another VCell Measurement and note that the LED on time has increased, indicating a longer measurement period.

Cell16:	3.448 V
Cell15:	3.442 V
Cell14:	3.441 V
Cell13:	3.447 V
Cell12:	3.447 V
Cell11:	3.451 V
Cell10:	3.445 V
Cell09:	3.446 V
Cell08:	3.451 V
Cell07:	3.455 V
Cell06:	3.454 V
Cell05:	3.446 V
Cell04:	3.442 V
Cell03:	3.439 V
Cell02:	3.450 V
CellO1:	3.443 V

Figure 25. VCell Measure

4.1.1 Cell Select

Cell Select register settings (Figure 26) are found on the System tab of the GUI.



Figure 26. Cell Select



The Cell Select register sets which and how many cells the ISL94216 manages. If the box (and associated bit) corresponding to a particular cell is 0 and grayed out, that cell is not measured or compared to thresholds.

Clicking on any of the cell boxes toggles between a green box with a 1, and a gray box with a 0. Clicking **Select Cells** writes the displayed selections to registers 0x04 and 0x05. Cells represented by a green box are enabled while cells represented by a gray box are disabled. Toggle the boxes for Cells 8 and 9 to gray, then click the **Select Cells** button.

Trigger a cell voltage measurement. The ALRT LED flashes during the measurement. Click **Read Voltages** and note that all of the cell voltages update except Cells 8 and 9.

Enable Cells 8 and 9 before proceeding to the next section.

4.1.2 VCell Fault Detection

VCell Fault detection threshold register settings (Figure 27) are found on the Voltage tab of the GUI.

VCell Threshold Limits 0x06 0V Threshold 4.82 V = 0xFF		0x63.0 OVF 0	□ 0x02.6 DCHRWOV
0x07 UV Threshold 0.000037 V = 0x0	0x09.3:0 0V/UV Delay	0x63.1 UVF 0	Ox02.5 CHRWUV
0x08 dVCell Threshold 4.82 V = 0xFF	0x09.6 dVCell Delay scan(s)	0x66.3 DVCF	
Write Thresh	tead	☑ 0x24.4 VC	ell Connect



During cell voltage measurement each enabled cell voltage is compared to both overvoltage (0x06) and undervoltage (0x07) threshold registers. The lowest cell voltage is subtracted from the highest cell voltage and this difference is compared to the VCell Delta Voltage (0x08) threshold. A threshold violation sets the fault bit associated with that threshold.

Enter a voltage in the box labeled 0x06 VCell OV that is less than at least one of the cell voltages, then click on **Write Thresh** and **Read** buttons. The GUI sets the threshold to the closest possible voltage setting without exceeding the entered value. Trigger a cell voltage measurement then **Read Measurements**. Notice the fault is indicated in both the **Faults and Indicators** box and on the VCell Portion of the Voltage tab as shown in <u>Figure 28</u>.

Clear Faults Read Faults	OVF CP NRDY NEED CB	0x06 0V Threshold 3.426708 V = 0x85 0x09.3:0 0V/ 0x07 UV Threshold 0.000037 V = 0x0 0x08 dVCell Threshold 0x09.6 dVCell	0x63.1 UVF 0 0x02.5 CHRWUV
Show Faults		4.82 V = 0xFF 1 scal	CV66 3 DVCF



If in SCAN Mode the Power FETs have been disabled, but they remain on if in IDLE Mode or if no charge current is detected. Check the Pack+ voltage on the evaluation board with the multimeter to verify. Press the **Read Pwr** button in the **PowerFets** block.

PowerFets		
CFET	DFET	



Figure 29. FET Status (Disabled)

Figure 30. Faults and Status

Click on the **Clear Faults** then the **Read Faults** button and note the faults are now cleared. Whenever a **Clear Faults** is performed it should be followed by a **Read Faults** to verify the desired fault has been cleared. This is equivalent to writing a 1 to the VCell Operations register Bit 0x02.1, this bit is adjacent to the VCell Trigger bit.

Re-enable the Power FETs by clicking on the gray **CFET** and **DFET** buttons, they should turn green. Verify with the multimeter. Note the FETs are enabled while there is a cell overvoltage condition. The fault check is a digital compare accomplished during the cell voltage measurement. Trigger another VCell measurement and verify the fault is detected and if the FETs have shut off.

Click on the **Clear Faults** button and note the faults are now cleared. Re-enable the Power FETs by clicking on the red **CFET** and **DFET** buttons, they should return to green. Set the VCell OV Threshold register to 4820mV. Trigger another VCell measurement and verify no fault is detected and the FETs stay on.

Experiment with threshold registers 0x07 UV Threshold and 0x08 Delta VCell Threshold using the previous sequence in both IDLE and SCAN Modes to verify the function of each. Similar to OV detection, a UV detection requires a discharge current detection to shut off the power FET(s).

Before proceeding to the next section, click on the **Clear Fault** button and re-enable the Power FETs by clicking on the red **CFET** and **DFET** buttons. Set the VCell OV, UV, and Delta V Threshold registers to default. Trigger another VCell measurement and verify no fault is detected and the FETs stay on.

4.2 IPack Trigger

IPack:	-36.774	uV
IPack:	-7.355	mA
Timer:	210.000	ms

Figure 31. IPack Measure

Trigger a pack current measurement by selecting IPack from the drop-down menu on the **Meas** tab, then pressing **Trigger Individual**. The ALRT LED flashes during the measurement. Click **Read Measurements** and note only the IPack current measurements (<u>Figure 31</u>) update. Change the Measure Averaging for IPack on the **System** tab, trigger another measurement and note the LED on time has increased indicating a longer measurement period.



4.2.1 IPack Fault Detection

IPack Fault detection threshold register settings (Figure 32) are found on IPack tab of the GUI.

IPack OC Thresholds		
OxOB DOC Threshold OxOD.7:4 DOC Delay -342.996 mV = 0xFF 1 scan(s) = 0x = 0x = 0x = 0x = 0x	☑ 0x0E.7 D0CF Connect	0x63.3 DOCF
0x0F COC Threshold0x0D.3:0 COC Delay342.996mV = 0xFF1scan(s)	☑ 0x0E.2 COCF Connect	0x63.4 COCF
Write Thresh Read		
IPack, DSC, LDMON and WAKE UP Thres	holds	
0x0A.3:0 DSC = 0x0F 0x0C.6:0 DSC Delay -642.66672 v mV 1 us	0x03.1 IDir Delay	0x63.2 DSCF
0x0E.6:5 Enable Load Detect 0x1B.3:2 Ld Det Detect 1M Pull Up	ay RSense • 0.005 Ω	Ox0E.4 ELR
Write Thresh Read	0x67.5 CH PRESI 0 0x	67.4 LD PRESI 0

Figure 32. IPack Thresholds

If using a battery pack, most cells are capable of providing the necessary current for the following examples. When a power supply and resistor ladder are used instead of a battery pack, it is necessary to either apply a voltage across the stock current-sense resistor to mimic an overcurrent condition or replace the current-sense resistors with a higher value component so the voltage threshold can be reached with a lower current.

Note: The **RSense** setting in the GUI must match the value of the current sense resistance on the evaluation board for the IPack current displayed on the **Meas** tab to be correct. Enter the new value in the box provided and hit the **Write Thresh** button to update. The default value of 0.005Ω matches the evaluation boards as shipped.

4.2.1.1 IPack Voltage Source

For setups using a power supply and resistor ladder, a second power supply connected across IPack can be used to trigger an overcurrent fault. A floating power supply, with the ground pin unconnected, is required for this function. Set the voltage to 0.0V, connect the positive terminal to J3 and the negative terminal to J8 to simulate a charge current.

4.2.1.2 COC Fault

Set the Charge Overcurrent Threshold register 0x0F to a voltage achievable with your setup while the IPack voltage is below this threshold. Trigger an IPack measurement then Read the results into the GUI display. No fault should be set. If the IPack voltage is >200 μ V and the device is in SCAN Mode, the CHRGI bit (0x67.6) should set indicating the device has detected a charge current. This can be monitored in the Power FETs Block as shown in Figure 33. Step up the IPack current/voltage followed by a **Trigger** and **Read** until the threshold is violated and the COCF Fault bit (0x63.4) sets. The COCF indicator becomes red as seen in Figure 34.

PowerFets CFET DFET		
Power Config: SERIES ▼ CHRGI 0x24.7 CPMP EN ✓ Read Pwr	☑ 0x0E.2 COCF Connect	0x63.4 COCF 1
Figure 33. PowerFets Block	Figure 34. CO	CF



This fault is only detected during an IPack measurement, and when detected it shuts off the power FETs if the device is in SCAN Mode and Bit **0xE.2 COCF Connect** is set as in <u>Figure 34</u>.

Execute Clear Fault and enable CFET and DFET using the methods previously described. Enter 5 in the two DOC and COC boxes (Figure 35) and then press Write Thresh to write the setting to their shared register (0x0D).

0x0D.7:4 DOC Delay	
5	scan(s)
-	= 0x44
0x0D.3:0 C0	C Delay
5	scan(s)

Figure 35. DOC and COC Delay

Put the device in SCAN Mode, trigger a continuous system scan then count the times the ALRT LED flashes. With this setting, five consecutive measurements above the threshold are required to trigger a fault, shut off the power FETs, and stop a system scan. These and the other fault counters only operate in continuous scan mode. In all other modes, only a single measurement above the threshold is required to trigger a fault. Automatic shut off of the power FETs only occurs in SCAN Mode as previously described.

Put the device in IDLE Mode, execute Clear Fault and enable CFET and DFET. Set the COC threshold register back to its maximum value.

Remove the charge current, or set the external IPack voltage source to 0.0V then disconnect it (setup dependent).

4.2.1.3 DOC Fault

Set register 0x0B Discharge Overcurrent threshold to a voltage achievable with your setup while the IPack voltage is below this threshold (less negative). Trigger an IPack measurement then Read the results into the GUI display. No fault should be set. If the IPack voltage is <-200 μ V and the device is in SCAN Mode, the DCHRI bit (0x67.7) should set indicating the device has detected discharge current. This can be seen in the Power FETs block in Figure 36.

PowerFets		
CFET	DFET	
Power Config	SERIES -	
DCHRGI ⁰	x24.7 CPMP EN 🗹	
	Read Pwr	

Figure 36. Power FETs Block

If your setup uses the IPack voltage source for charge/discharge current, connect the voltage source positive terminal to J8 and the negative terminal to J3. This is reversed from the COC arrangement.

Step up the magnitude of the IPack discharge current/voltage followed by a Trigger and Read until the threshold is violated and the DOCF Fault bit (0x63.3) sets as shown in <u>Figure 37</u>.

☑ 0x0E.7 D0CF Connect	0x63.3 DOCF 1



Like COCF, this fault is only detected during an IPack measurement, and when detected in SCAN Mode it shuts off the power FETs given the DOCF Connect Bit 0x0E.7 is set.

Execute Clear Fault and enable CFET and DFET. If previously cleared, enter 5 in the two DOC and COC boxes (Figure 38) and write them to their shared register (0x0D).



Figure 38. OC Delay

Put the device in SCAN Mode, trigger a continuous system scan then count the times the ALRT LED flashes. With this setting five consecutive measurements above the threshold are required to trigger a fault, shut off the power FETs and stop system scan. These and the other fault counters only operate in continuous scan mode. In all other modes, only a single measurement beyond the threshold is required to trigger a fault. Automatic shut off the power FETs only occurs in SCAN Mode as previously described.

Put the device in IDLE Mode, execute Clear Fault and enable CFET and DFET. Set the DOC threshold register back to its maximum negative value.

Remove the discharge current, or set the external IPack voltage source to 0.0V then disconnect it (setup dependent).

4.3 VREG Trigger

Select the **Meas** tab. Select VReg from the drop-down list then press the **Trigger Individual** button to trigger a regulator voltage measurement. Click **Read Measurements** and note that only the VCC and IREG voltage displays update (<u>Figure 39</u>). Because these voltages are very stable relative to the LSB size, multiple trigger/read cycles can be necessary to see a change in the display.

Vcc:	3.176	V
IReg:	940.363	uV
IReg:	313.454	uA

Figure 39. Reg Measure

The IReg Sense R resistor value is set in the ITemp/Reg tab and is used to calculate the IReg current value displayed on the **Meas** tab. This resistor is 3.3Ω on stock RevC EVKITs. Check R15 on the evaluation board to be certain, it is nearest to the lower right corner of the ISL94216.

4.3.1 VCC Min Threshold

The VCC Minimum Threshold register on the ITemp/Reg tab sets the minimum VCC/VDD operating voltage. If VCC drops below this threshold, the fault Bit 0x63.7 VCCF sets (viewable on the Status Tab).

0x1C VCC Min Threshold 0.01255: V = 0x0	0x1C VCC Min Threshold 4.00414 ! V = 0x9F	0x63.7 VCCF	1
Figure 40. VCC Min	Fig	ure 41. VCC Min and VCCF	

Set the 0x1C VCC Min Threshold to a value greater than the last reading for VCC as shown in <u>Figure 39</u> and <u>Figure 40</u>. Trigger a VReg measurement using the VReg Trigger then read the voltages and status bits. The VCCF bit should set as seen in <u>Figure 41</u>.

Note: After the voltage is measured it is compared to the VCC Min Threshold and the VCCF bit sets, CFET and DFET are turned off. If this occurs during a continuous system scan in SCAN Mode then scan is stopped.

Set the 0x1C VCC Min Threshold to its minimum, execute Clear Fault and enable CFET and DFET.



4.3.2 IReg OC1 Threshold

The Regulator Overcurrent 1 threshold register on the ITemp/Reg tab sets the maximum regulator current threshold when the device is in either SCAN or IDLE Mode. The threshold setting is compared to the voltage across the IREG sense resistor R15. If the current through the sense resistor causes the voltage to violate this threshold, fault Bit 0x67.2 IREG1 sets.

Set the 0x1D IRegOC1 Threshold (Figure 42) to a value less than the last reading for IREG (as shown in Figure 39 on the previous page). On the **Meas** tab, select VReg from the drop-down list and then press Trigger Individual to trigger a VReg measurement. Press **Read Measurements** to read back the result.

0x1D IRegOC1 Threshold 40.34102 mV = 0x1D

Figure 42. IRegOC1 Threshold



Figure 43. IREG1F

After the voltage is measured, it is compared to the VReg Min Threshold and the IREG1 fault bit sets (Figure 43), CFET and DFET are turned off. If this occurs during a continuous system scan in SCAN Mode, the scans also stop.

Setting LED switches S1 to ON and setting the GPIO pins low (see Figure 83) increases the regulator current.

Set the 0x1D IRegOC1 Threshold to its maximum, execute Clear Fault and enable CFET and DFET.

4.3.3 IReg OC2 Threshold

The Regulator Overcurrent 2 threshold register on the ITemp/Reg tab (Figure 44) sets the maximum regulator current threshold when the device is in LOW POWER Mode. The threshold setting is compared to the voltage across the IReg sense resistor. If the current through the sense resistor causes the voltage to violate this threshold, fault Bit 0x67.1 IReg2 sets.





Set the 0x1E IRegOC2 Threshold to a value less than the last reading for IReg as previously shown. Trigger a VReg measurement using the VReg Trigger then read the voltages and status bits. Because this threshold is only active in LOW POWER Mode and the device is in IDLE Mode, the voltage updates but no fault is detected. At this point make sure the measured voltage is greater than the set threshold voltage.

Put the device in LOW POWER Mode by selecting **LOW PWR** from the Mode drop-down menu on the **System** tab and watch the $\overline{\text{ALRT}}$ LED. Press the **Read Faults** button on the first flash. If the threshold is violated, the IREG2 bit sets as shown in <u>Figure 45</u> within ~256ms.

Note: Bit 0x65.5 CP NRDY also sets. This occurs if the charge pump was enabled prior to the transition to LOW POWER Mode and was not triggered by the IREG2 fault.

Faults And	Indicators
Clear Faults	CP NRDY IREG2
Read Faults	
Show Faults	

Figure 45. IREG2 Fault



Put the device in **IDLE Mode** by selecting **IDLE** from the Mode drop-down menu on the **System** tab then press Read Page on the system tab to confirm the mode was switched successfully. The Bit 0x65.5 CP NRDY clears automatically, CFET and DFET turn back on but IREG2 remains set.

Set the 0x1E IREGOC2 Threshold to its maximum and execute Clear Faults.

4.4 VBAT/ITEMP Triggers

On the **Meas** tab select **VBat** from the drop-down list to trigger an individual measurement. Click **Read Measurements** and note that only the VPack display updates. On the **System** tab increase the Measure Averaging Value for **Other**. Perform another individual VBat measurement and note the increase in the amount of time the ALRT LED is on. On the **Meas** tab select **ITemp** from the drop-down list and then press the **Trigger Individual** button. Perform a read measurement and note that only the ITemp value updates.

4.4.1 VBAT1 OV Threshold

The Vbat1 Overvoltage Threshold register sets the maximum voltage for the VBAT1 pin voltage, exceeding this voltage during charging in SCAN Mode sets the Bit 0x65.7 VBOVF and shuts off the power FETs.

Trigger an Individual VBat measurement and read back the results.

On the **Voltage** tab, in the VPack Threshold Limits section shown in <u>Figure 46</u>, set register 0x20 BAT1 OV to a voltage less than the measured result.

VPack Threshold Limits	
0x20 VBat1 OV Threshold 77.120 V = 0xFF	0x65.7 VBOVF
0x21 VBat1 UV Threshold 0.301 V = 0x0	0x65.6 VBUVF 0
Write Thresh Read	☑ 0x24.3 VPack Connect

Figure 46. VBat1 OV

Trigger another VBAT voltage measurement and read back the results, VBOVF is now set as seen in Figure 47.

VPack Threshold Limits	
0x20 VBat1 OV Threshold 50.007 V = 0xA5	0x65.7 VBOVF
0x21 VBat1 UV Threshold 0.301 V = 0x0	0x65.6 VBUVF
Write Thresh Read	☑ 0x24.3 VPack Connect

Figure 47. VBOVF

If the device is charging (CHRGI is set), CFET and DFET shuts off. If running in continuous scan, the scan stops. If discharging or neither, the FETs stay on. Verify this by experiment.

Set the 0x20 OVBAT1 to its maximum, execute Clear Fault, enable CFET and DFET and put the device back into IDLE Mode.

4.4.2 VBAT1 UV Threshold

The Vbat1 Undervoltage Threshold register sets the minimum voltage for the VBAT1 pin voltage, dropping below this voltage during discharge in SCAN Mode sets the Bit 0x65.6 VBUVF and shuts off the power FETs.

On the **Meas** tab, select **VBat** from the drop-down list and then press **Trigger Individual**. Read Measurements and notice the VPack result updates.

On the **Voltage** tab, adjust the value of **0x21 VBat1 UV Threshold** to a voltage greater than the measured result. Then press **Write Thresh** to write the setting to the device, followed by a **Read** to confirm the setting was set properly.

VPack Threshold Limits		
0x20 VBat1 OV Threshold 77.120 V = 0xFF	0x65.7 VBOVF 0	1
0x21 VBat1 UV Threshold 59.949 V = 0xC6	0x65.6 VBUVF 1	
Write Thresh Read		☑ 0x24.3 VPack Connect

Figure 48. VBUVF

Trigger another VBAT voltage measurement and read back the results, VBUVF is now set as shown in <u>Figure 48</u>. All Fault and status bits are also viewable on the Status tab.

If the device is discharging (DCHRGI is set), CFET and DFET shut off. If running in continuous scan, the scan stops. If charging or neither, the FETs stay on. Verify this by experiment.

Set the 0x21 UVBAT1 to its minimum, execute Clear Fault, enable CFET and DFET and put the device back into IDLE Mode.

4.4.3 Internal Temperature

The ISL94216 has an internal temperature sensor with two programmable over-temperature thresholds, a warning and a fault. The trigger for internal temperature sensor measurement and the result display was covered previously. The thresholds are on the **ITemp/Reg** tab shown in <u>Figure 49</u>.

Internal Temperature Th	eshold Limits	
0x22 IOTW Threshold 85.321 C = 0x4D	0x66.6 IOTW	
0x23 IOTF Threshold 94.716 C = 0x41	0x63.5 IOTF	
Write Thresh R	ead	

Figure 49. IOTW and IOTF

4.4.3.1 IOTW Threshold

On the **Meas** tab, select **ITemp** from the drop-down menu then press **Trigger Individual**. Select Read Measurements and note the ITemp value. On the **ITemp/Reg** tab set **0x22 IOTW Threshold** to about 10 degrees less than the previously returned ITemp value. Perform Write Thresh followed by a Read to confirm the setting.

Trigger another internal temperature measurement, then Read Measurements and note the IOTW bit is set as seen in <u>Figure 50</u>.



Internal Temperature Th	reshold Limits	
0x22 IOTW Threshold 15.255 C = 0xA4	0x66.6 IOTW	1
0x23 IOTF Threshold 94.716 C = 0x41	0x63.5 IOTF	
Write Thresh	ead	

Figure 50. IOTW

This is intended as a warning bit, it does not shut off the power FETs or stop continuous system scans.

4.4.3.2 IOTF Threshold

On the **ITemp/Reg** tab, set **0x23 IOTF Threshold** to about 5° less than the ITemp display value then perform a **Write Thresh** followed by a **Read** to set and confirm the threshold.

Trigger another internal temperature measurement, then Read Voltages and note the IOTF bit is set as seen in <u>Figure 51</u>.

Internal Temperature Th	reshold Limits	
0x22 IOTW Threshold 15.255 C = 0xA4	0x66.6 IOTW	1
0x23 IOTF Threshold 20.198 C = 0x9E	0x63.5 IOTF	1
Write Thresh	ead	

Figure 51. IOTF

This is the internal temperature fault bit, if set it shuts off the power FETs and stops continuous system scans. Verify these fault bits are also set on the **Status** tab.

Set register 0x22 IOTW Threshold to about 85° and register 0x23 IOTF Threshold to about 95°. Trigger another internal temperature measurement, then Read Voltages and note the IOTW and IOTF bits remain set. While the IOTF bit is set the power FETs cannot be turned on and scan does not start. Use the Clear Fault function, then trigger another measurement. Both IOTW and IOTF are now clear and the FETs can be turned on, if the FETs are off turn them back on to verify.

4.5 COMM Timeout

The VBAT Control register includes a communications timeout bit at 0x1F.1. On the System tab in the top Right corner check **0x1F.1 Comm TO Enable** to enable the ISL94216 to react to an unexpected loss of communications with the MCU. This check box is highlighted in Figure 52.

Put the device in **IDLE Mode** by selecting **IDLE** from the drop-down **Mode** menu on the **System** tab as shown in Figure 53.



- LP Mode -	0x2E Scan Operation
Ox1B.1 LP REG	Mode: IDLE - Bit 7
	Low Power 2048 scan
Ox1F.1 Comm TO Enable	Scan 256ms ▼ Delay: ✓ Bit 0
Timura 52 Comm TO	Figure 52 IDI 5 Mode

Figure 52. Comm TO

Figure 53. IDLE Mode

After approximately 4s without communications the device transitions from IDLE to LOW POWER Mode. After this happens, the \overline{ALRT} LED flashes approximately every 2s. Verify the Mode change by reading register 0x2E.

Put the device in IDLE Mode by selecting it from the drop-down menu, then uncheck the **Comm TO Enable** box to disable the Timeout function.



5. LOW POWER Mode

Put the device in LOW POWER Mode by selecting **LOW PWR** from the Mode drop-down menu on the **System** tab as shown in <u>Figure 54</u>.

0x2E Sca	n Operation	
Mode:	LOW PWR -	✓ Bit 7
Low Power Timer:	2048 scan: •	>
Scan Delay:	256ms •	└ ✓ ✓ Bit 0

Figure 54. LP Mode

As stated previously, while in this mode the ALRT LED flashes every ~2s while the ISL94216 powers up necessary circuitry to make measurements, then powers down again.

Click on the Read Voltages button a few times and note the results. Measurement results are not stored in the data registers in LOW POWER Mode, but they are compared to Fault thresholds (see datasheet). On exit from LP Mode the last results obtained are stored in the data registers if transitioning to SCAN or IDLE.

5.1 Strong/Weak Regulator

On the **System** tab, confirm that **0x1B.1 LP REG** is checked as shown in Figure 55. The bit should already be set as part of the Basic Init operation. Connect a voltmeter to either of the ISL94216 power pins, VDD or VCC. The voltage reads ~3.3V throughout the ~2s measurement cycle.



Figure 55. LP Reg

Now uncheck 0x1B.1 to and monitor the voltage with an oscilloscope. The voltage reads \sim 3.3V during the short measurement period, then drops to \sim 2.3V during the idle time between measurements.

The Strong regulator operates at ~3.3V with the external transistor in the feedback loop.

The Weak regulator operates at ~2.3V and it excludes the external transistor. The Weak regulator is only intended to drive the ISL94216 with enough voltage/current to maintain the register settings and communications. The Weak regulator is not able to drive external circuitry.



6. SHIP Mode

Put the device in SHIP Mode by selecting **SHIP** from the Mode drop-down menu on the System tab as shown in <u>Figure 56</u>.



Figure 56. SHIP Mode

Click on the **Read Voltages** button and note the results. While in SHIP Mode the IC does nothing but wait for a WAKEUP or a RESET assertion or a change mode command. All reads or writes that do not access the Scan Operation register return a NACK. The GUI interprets this as junk data when updating the display.

6.1 Strong/Weak Regulator

Put the device in **IDLE Mode** by selecting **IDLE** from the Mode drop-down menu on the **System** tab as shown in <u>Figure 56</u>. Confirm the box **0x1B.1 LP REG** is checked. Connect a voltmeter to either of the ISL94216 power pins, VDD or VCC, to monitor the supply voltage. Set all LED switches to OFF to remove this component of the supply current.



Figure 57. LP Reg

Put the device in SHIP Mode by selecting **SHIP** from the Mode drop-down menu. The supply voltage reads ~3.3V because the strong regulator remains on in **SHIP Mode** if the **LP REG** Bit 0x1B.1 is set to 1.

Note the supply current. Disconnect the dongle from the evaluation board, do not execute any GUI functions with the dongle disconnected. Note the supply current again. Reconnect the dongle. This example demonstrates the dongle draws current from the ISL94216 evaluation board, which is not part of the normal evaluation board current.

Put the device in **IDLE Mode** by setting Scan Operation Bits 0x2E.7:6 to 00 on the **System** tab. Uncheck the **0x1B.1 LP REG** box on the **System** tab.

Put the device in SHIP Mode by selecting from the Mode drop-down menu. The supply voltage reads ~2.4V because the weak regulator is on in SHIP Mode if the **LOW PWR REG SEL** Bit 0x1B.1 is set to 0.

Note the supply current. Disconnect the dongle from the evaluation board, do not execute any GUI functions with the dongle disconnected. Note the supply current again. Reconnect the dongle.



6.2 Wakeup

Continuing from the previous section, the ISL94216 should be in SHIP Mode with the weak regulator active. Press the **Read Page** button on the **System** tab to read the settings, including the Scan Operation Register.

Press the **WAKEUP#** button (NOT RESET#) on the evaluation board and then perform another **Read Page** on the system tab. Note the mode has returned to IDLE as seen in <u>Figure 58</u>.







7. Demonstration GUI

Built into the full Evaluation GUI, there is also a demonstration GUI designed to highlight some of the key features and behaviors of the ISL94216.

7.1 Launching the Demo GUI

To launch the demo GUI, first press the green **Connect** button. If the device is not connected, the demo GUI does not launch and you are prompted with an error message. After connecting, press the **Launch Demo** button to bring up the demo GUI. This sequence is highlighted in <u>Figure 59</u>.



Figure 59. Connect

7.2 Initializing the Demo GUI

After launching the demo GUI, press the **Demo Init** button on the left side of the GUI as highlighted in <u>Figure 60</u>. This configures the ISL94216 with settings appropriate for demonstration, and reads these settings into the GUI.



Figure 60. Demo GUI



7.3 Demo Single Scan

The **Single Scan** button, highlighted in <u>Figure 61</u>, performs a single system scan and reads back all relevant information into the demo GUI. This includes not only the measurements, but the faults/status bits, thresholds, and any other information displayed in the demo GUI.



Figure 61. Single Scan

7.4 Demo Continuous Scan

The demo GUI also offers the ability to start and monitor a continuous scan in the ISL94216. To do this, press the **Start Continuous Scan** button, shown in <u>Figure 62</u>.

When the continuous scan has begun, the GUI updates approximately every two seconds with information from the previous scan. To prevent the system trigger bit from getting stuck, the Single Scan function is disabled while a continuous scan is running. To stop the continuous scan, press the **Stop Continuous Scan** button shown in Figure 63.



Figure 62. Start Continuous Scan



Figure 63. Stop Continuous Scan

7.5 Demo Graphing

The demonstration GUI enables graphing of measurements of interest versus time.

Note: The graphing function generates an image in the directory in which the workbook is stored to work properly.

To use the graphing function a continuous scan must be in progress, otherwise the **Start Graphing** button is grayed out and locked as seen in Figure 64.

- Graph Type			n'
♥ VCell	○ Temperature	○ Vpack/Ipack	Start Graphing

Figure 64. Graph Type

The Graph displays information based on which option is selected in the **Graph Type** section. The VCell option displays the voltage of each cell, the temperature option shows both internal and auxiliary temperatures, and the

VPack/IPack option shows the VPack and IPack values. When graphing has started you can freely switch between the three Graph Types without erasing the data for any of them. An example of a VCell graph is shown in <u>Figure 65</u>.



Figure 65. VCell Graph

If you wish to look more closely at the data that is used to make the graphs, it can be seen on the **Graph Sheet** tab (<u>Figure 66</u>) of the GUI workbook. This data gets erased every time **Start Graphing** is pressed.

FILE	HOM		i 🧀 🤮	E LAYOUT	FORMULA	AS DATA	REVIEW	VIEW	DEVELOPI	ER ACROE		5GuiStart.xlsr	n - Excel										Althar, Ad	
Paste		• t Painter	Calibri B I U			× = =		Wrap Text		General \$ - % ,		Conditional F	ormat as	Normal Neutral	Bad	ulation	Good Check C	ell v		elete Format	🕹 Fill 👻	Sort &	Find & Select *	
Clip	board	6		Font	G		Alignme	nt	6	Number	5				Styles				0	ells		Editing		1
.12	್		× ✓	fx																				ł
A		В	С	D	E	F	G	н	1	J	К	L	M	N	0	Р	Q	R	S	Т	U	V	W	
	2 (Cell 1	Cell 2	Cell 3	Cell 4	Cell 5	Cell 6	Cell 7	Cell 8	Cell 9	Cell 10	Cell 11	Cell 12	Cell 13	Cell 14	Cell 15	Cell 16	Vpack	Ipack	Itemp	Aux0	Aux1		
		3.19	7 3.20	3 3.193	3.190	5 3.199	3.206	3.208	3.20	4 3.199	3.199	3.204	3.201	3.2	3.194	3.195	3.202	51.116	-5.253	28.399	617.447	615.142		
		3.19	7 3.20	3 3.193	3.19	5 3.199	3.206	3.208	3.20	4 3.199	3.199	3.204	3.201	3.2	3.194	3.195	3.202	51.116	-5.253	28.399	617.447	615.142		т
 Image: Image: Ima	5	Startings	Sheet C	onfiguratio	on 1 Co	nfiguration	2 Con	figuration 3	3 Conf	iguration 4	Variable	es Graph	Sheet	(+)	4									•
ADY SC	ROLL	оск 🛅										-		~						III III	<u> </u>	1	+ 1	009

Figure 66. Graph Sheet

7.6 Demo Threshold Modification

Demo Init sets some of the key thresholds in the ISL94216 to values more useful than that of the default values, but these values might need to be modified further. To modify any of the available settings, simply change the value in the boxes highlighted in <u>Figure 67</u>, then press the **Write Thresholds** button. A single scan can be used to confirm the settings were written correctly.

			IS	L94216 Demo					
Exit Demo Demo Init Single Scan	Cell Balance Settings CB Min Delta 0.018791 V CB Max 3.502021 V CB Min 2.89959 V	Thresholds - VPack OV Charge OC Over Temp Warning	54.827 V 9.467 mV 85.321 C	VPack UV Discharge OC Over Temp Fault	44.585 -99.573 94.716	mV VCell OV	0.508326 V 3.426708 V 2.805449 V	- Measure VPack: [IPack: [ITemp: [51.123 V -36.774 uV 26.762 C
Start Continuous Scan		FET	Graph © VCel	C Tempera	ture	← Vpack/Ipack	Start Graphing	Aux0: Aux1: dVCell: Cell16: Cell15:	628.945 mV 628.038 mV 15.151 mV 3.202 V 3.195 V

Figure 67. Demo Thresholds



7.7 Demo Fault Indicators/Clearing

The bottom left side of the screen provides fault indicators. If any of the faults listed are detected during a system scan, the corresponding fault box turns red. This can be seen in <u>Figure 68</u> for VCell OV. Pressing **clear faults** writes these bits to 0. However, keep in mind some faults cannot be written low while the fault condition persists.

Vpack OV VPack UV Charge OC Discharge OC IOTW IOTF dVcell OV VCell OV VCell UV Clear Faults		Faults
Charge OC Discharge OC IOTW IOTF dVcell OV VCell OV VCell UV		Vpack OV
Discharge OC IOTW IOTF dVcell OV VCell OV VCell UV		VPack UV
IOTW IOTF dVcell OV VCell OV VCell UV		Charge OC
IOTF dVcell OV VCell OV VCell UV	٦	Discharge OC
dVcell OV VCell OV VCell UV		IOTW
VCell OV VCell UV	Γ	IOTF
VCell UV		dVcell OV
		VCell OV
Clear Faults	Γ	VCell UV
		Clear Faults

Figure 68. Demo Faults

7.8 Exiting the Demo GUI

To return to the evaluation GUI from the demonstration GUI simply press the **Exit Demo** button in the top left corner of the display. This button is highlighted in <u>Figure 69</u>.



Figure 69. Exit Demo



ISL94216EVKIT1Z

R16US0006EU0201 Rev.2.1 Jun 16, 2021

8. Schematic



RENES
ISL94216EVKIT1Z

R16US0006EU0201 Rev.2.1 Jun 16, 2021

RENESAS



Figure 71. Eval Board Schematic Sheet 2

8. Schematic

9. Revision History

Rev.	Date	Description
2.1	Jun 16, 2021	Minor text updates to BMS Assembly, Connect, SCAN Mode, and VCell Fault Detection sections.
2.0	Apr 12, 2021	Corrected typos and added clarifications. Added Evaluation Board Communications Switches section. Updated Figures 7 through 10, 70, and 71. Moved Appendix to the correct location.
1.0	Jun 3, 2020	Initial release



Appendix A

The values displayed in the following images are the device settings following Basic Init.

- The **Reg Map** tab (Figure 72) displays the values of all of the user registers in hex
- The Read All Reg button reads the registers from the device and updates the GUI with these values.
- The Write All Reg button writes the GUI displayed values to the device registers.
- The **Read Sheet** button updates the register map with the data stored in the configuration sheet corresponding to whichever option is selected in the **Sheet Select** box. This only updates the values displayed in the **Register Map** tab of the GUI, it does not change the values in the device.
- The **Write To Sheet** button modifies the configuration sheet corresponding to the **Sheet Select** option with values from the GUI **Register Map**. Examine the Configuration sheets carefully, as not every register is contained within them.

Meas	S ystem	Voltage	IPack	ITemp	/Reg	Aux	СВ	GPIO	S tatus	Reg Map	Dongle
Reg	ister N	lap									
0x00:	OxFO 0	x15: 0xFF	0x2A:	0x00	0x3F:	0x43	0x54:	0x00	0x69:	0x00	
0x01:	0x02 0	x16: 0x00	0x2B:	OxFF	0x40:	0xB7	0x55:	0x00	0x83:	OxFF	
0x02:	0x80 0	x17: 0xFF	0x2C:	0x00	0x41:	0x05	0x56:	0x00	0x84:	OxFF	
0x03:	0x80 0	x18: 0x00	0x2D:	OxFF	0x42:	0xB7	0x57:	0x0E	0x85:	OxFE	
0x04:	OxFF 0	x19: 0xFF	0x2E:	0x5B	0x43:	0x06	0x58:	0x63	0x86:	OxFF	
0x05:	OxFF 0	x1A: 0x00	0x2F:	0x00	0x44:	0xB7	0x59:	0x8F	0x87:	OxFF	
0x06:	OxFF 0	x1B: 0x32	0x30:	0xB6	0x45:	0x49	0x5A:	0x63	0x88:	OxFF	
0x07:	0x00 0	x1C: 0x00	0x31:	0xE7	0x46:	0xB7	0x5B:	0x6F	0x89:	OxFF	
0x08:	OxFF 0	x1D: 0xFF	0x32:	0xB7	0x47:	0x1F	0x5C:	0xB6	S	heet Sele	act .
0x09:	0x00 0	x1E: OxFF	0x33:	0x42	0x48:	0xB7	0x5D:	0xF8			
OxOA:	OxOF 0	x1F: 0xC0	0x34:	0xB6	0x49:	0x11	0x5E:	0x95		Config 3 O	-
OxOB:	0xFF 0	x20: 0xFF	0x35:	0xA7	0x4A:	0xB6	0x5F:	0x78	۲	Config 1 O	Config 2
OxOC:	0x00 0	x21: 0x00	0x36:	0xB6	0x4B:	0xC1	0x60:	0x7E			
OxOD:	0x00 0	x22: 0x4D	0x37:	0xD6	0x4C:	0xB6	0x61:	0x0D			
OxOE:	0xB4 0	x23: 0x41	0x38:	0xB7	0x4D:	0xD1	0x62:	0xE8		_	
OxOF:	0xFF 0	x24: 0x5C	0x39:	0x00	0x4E:	0xB7	0x63:	0x00		Rea	ad Sheet
0x10:	0x00 0	x25: 0x01	0x3A:	0xB7	0x4F:	0x2F	0x64:	0x00		Wet	To Sheet
0x11 :	0xC0 0	x26: 0x00	0x3B:	0x6F	0x50:	0x00	0x65:	0x20			s to affect
0x12:	0x1F 0	x27: 0x00	0x3C:		0x51:	0xD8	0x66:	0x01		Rea	d All Reg
0x13:	0xFF 0	x28: 0x00	Ox3D:	0x7F	0x52:	OxFF	0x67:	0x00			
0x14:	0x00 0	x29: 0x00	0x3E: (DxB7	0x53:	OxFC	0x68:	0x00		Writ	e All Reg

Figure 72. Reg Map Tab

The Configuration sheets (Figure 73) can be found in the excel workbook that contains the GUI. These sheets allow you to save and access multiple complete device configurations and switch between them quickly.

StartingSheet	Configuration 1	Configuration 2	Configuration 3	Configuration 4	Variables	GraphSheet

Figure 73. Configuration Tabs



Meas System Voltage	IPack ITemp/Reg Aux CB GPIO Status Reg Map Dongle
Cell16: 3.203 V Cell15: 3.196 V Cell14: 3.195 V Cell12: 3.201 V Cell11: 3.202 V Cell11: 3.204 V Cell10: 3.200 V Cell09: 3.200 V Cell08: 3.204 V Cell07: 3.208 V	dVCell: 14.857 mV Cell # VcMax: 3.2082 V @ 7 VcMin: 3.1933 V @ 3 IPack: 26.267 uV IPack: 5.253 mA Timer: 210.000 ms VPack: 51.141 V VCell Sum: 51.211 V
Cell06: 3.207 V Cell05: 3.199 V Cell04: 3.197 V Cell03: 3.193 V Cell02: 3.204 V Cell01: 3.198 V	VTemp: 1.181 V Aux0: 620.781 mV Aux1: 620.364 mV Trigger Individual: VCell • VCell • VCell • VCell • Ox01.0 Scan before Read IReg: 2.506 mV IReg: 835.295 uA

Figure 74. MEAS Tab

The **Meas** tab (Figure 74) allows you to see the ISL94216 measurement results obtained during a system or an individual triggered scan.

The IPack current is calculated by dividing the IPack voltage by the RSense resistor value stored on the **IPack** tab.

The IReg current is calculated by dividing the IReg voltage by the IReg Sense R resistor value on the **ITemp/Reg** tab.



Meas System Voltage IPack ITemp/Reg Aux CB GPIO	Status Reg Ma	p Dongle
0x04-05 Cell Select	Updates	LP Mode
Select Cells	0x1B.5:4 Other	♥ Ox1B.1 LP REG
Cell16 1 1 1 1 1 1 1 1	65 scans 👻	Dx0E.1 LDLP
Cell8 1 1 1 1 1 1 1 1	0x03.6:5 OW	Ox1F.1
	33 scans 🗸	Comm TO Enable
Ox2E Scan Operation	Measure E	nable Bits
Mode: SCAN V	⊘0x02.7 VCell ✓	0x24.6 Open
Low Power 2048 scant V	Ox03.7 ✓ IPack	Wire 0x1F.6 ITemp
Scan 256ms V Delay: VBit 0	VBat	11.7:6 Aux BOTH -
0x01 Global Operation	Measure A	Averaging
 ☐ 7 Soft Reset ☐ 6 Reset to IDLE ☐ 5 RCAL Vos Trigger 	0x02.4:2 VCell 1	- Scans
□ 4 RCAL LPM □ 3 RCAL Scan 2 BUSY	0x03:4:2 IPack 1	▼ Scans
✓ 1 Scan Select □ 0 Sys Trigger	0x11.4:2 Aux 1	- Scans
Write Read Read Page	Ox1F.4:2 Other	▼ Scans

Figure 75. System Tab

The **System** tab (<u>Figure 75</u>) contains various settings related to overall system behavior. These include which cells are enabled, the Scan and Global operations registers, which measurements are enabled during a scan, Low Power Mode Options, Measure Averaging Options, and how frequently certain values are updated during a continuous scan.





Figure 76. Voltage Tab

The **Voltage** tab (Figure 76) allows you to view and change various thresholds and settings related to both Pack and Cell voltage settings. For VPack, you can set the Pack Overvoltage and Undervoltage fault thresholds, and VPack Connect allows you to control if these faults disable the power FETs. For VCell, you can set the Cell Overvoltage and Undervoltage thresholds, and the maximum cell differential voltage. Also, you can control how many consecutive scans a Cell OV/UV or Cell Delta Voltage fault must be detected before the fault bit is set. When VCell Connect is enabled, it allows detections of OVF, UVF, and DVCF to turn off the Power FETs. DCHRWOV allows discharging while a cell overvoltage condition is present and CHRWUV allows charging while a cell undervoltage condition is present.



1	iystem V	oltage	IPack	ITemp/Re	g Aux C	B GPIO	Status	Reg Map	Dongle
IPack	OC Thres	holds							
	OC Threshol 342.996 m ¹		OxOD.7:4	1 DOC Delay can(s) = 0x00	☑ 0x0E .	7 DOCF C	onnect	0x63.3	DOCF
	OC Threshol 42.996 m	-		1 Scan(s)	☑ 0x0E.	2 COCF C	onnect	0x63.4	COCF 0
Deals									
	DSC, LDI			E UP Three		. IDir Delay			
0x0A.3:0							•	0x63.2 D	SCF 0
0x0A.3:0	DSC = 0x0	F ▼ mV	0x0C.6:0	DSC Delay 1 us :2 Ld Det De	0x03.: 1sca	I S RSense	_	0x63.2 D □ 0x0E	

Figure 77. IPack Tab

The **IPack** tab (<u>Figure 77</u>) contains various IPack control options. The **IPack OC Thresholds** section allows you to view and adjust settings related to charge overcurrent and discharge overcurrent conditions. The **IPack, DSC, LDMON and WAKE UP Thresholds** allow you to adjust other pack current and load detection related settings.

Importantly, this is where you can set the RSense value that the GUI uses to calculate the current displayed on the **Meas** tab. Press **Write Thresh** to move the new values into the device after changing them on the GUI.



Meas System Voltage IPack ITemp/Reg	Aux CB GPIO Status Reg Map Dongle
Internal Temperature Threshold Limits	
0x22 IOTW Threshold	
85.321 C = 0x4D 0x66.6 IOTW	
0x23 IOTF Threshold	
94.716 C = 0x41 0x63.5 IOTF	<u> </u>
Write Thresh Read	
Regulator	
Ox1C VCC Min Threshold	
0.01255: V = 0x0	0x63.7 VCCF
0x1D IRegOC1 Threshold 344.2830 mV = $0xFF$ IReg Sense R 33.000 Ω	0x67.2 IREG1
0x1E IRegOC2 Threshold 344.2830 mV = 0xFF	0x67.1 IREG2 0
Write Thresh Read	

Figure 78. ITEMP/Reg Tab

The **ITemp/Reg** tab (Figure 78) allows you to view and modify settings related to the internal temperature fault thresholds and regulator thresholds.

The IReg Sense R resistor value is set in this tab, which is used to calculate the IReg current value displayed on the **Meas** tab. Press **Write Thresh** to store the value after changing it. This resistor is 3.3Ω on stock RevC EVKITs. Check R15 on the evaluation board to be certain, it is nearest to the lower right corner of the ISL94216.





Meas | System | Voltage | IPack | ITemp/Reg | Aux | CB | GPIO | Status | Reg Map | Dongle | Aux | Thresholds |

Figure 79. AUX/AUX tab

The Aux tab is composed of two sub-tabs related to the external thermistors.

The Aux sub-tab (Figure 79) allows you to view and modify various component values related to the thermistors.



Figure 80. AUX Thresholds Tab

The **Thresholds** sub-tab (Figure 80) allows you to view and modify various auxiliary related fault settings. Aux Connect controls if an Aux related fault disables the power FETs.



Meas System Voltage IPac	k ITemp/Reg Aux	CB GPIO Status Reg Map Dongle
Setup Thresholds		
0x25 CB Operation		0x26-27 CB Cell State
□ 7 - CB EN		CB CELL 16
□ 6 - Auto CB En <i>:Manual</i> □ 5 - CB Config <i>:Internal FET</i> s	Cell 16	; • • • • • • • • • • •
□ 4 - CB Trigger □ 3 - IEOC EN	Cell 8	3 0 0 0 0 0 0 0
□ 2 - CB Mask :All at Once		Write CB Cell State Read CB Cell State
□ 1 - CB EOC ☑ 0 - CB CHRG		BAT NEED
		FULL IOTW IEOC VEOC DVCF 2HI2CB 2L02CB CB
Write Read	0x66 CB Status	0 0 0 0 0 0 1
		Read CB Status
CBON Max:	CBOFF Max:	
0 ms	0 ms	
• ms 🔿 s Units	•ms cs	
Write Times	Read Times	

Figure 81. CB Setup Tab

The CB tab is composed of two Cell Balancing related sub-tabs.

The **Setup** sub-tab (Figure 81) allows you to view and adjust various cell balancing related settings. Importantly, this is where the CB Operation register is controlled from. To understand how this register controls Cell Balancing consult the datasheet.



Figure 82. CB Thresholds Tab

The **Thresholds** sub-tab (<u>Figure 82</u>) allows you to view and adjust various cell balancing and charging related thresholds. There is also a charging profile that provides insight into what each of these thresholds represents.

Meas System Voltage IPa	ack ITemp/Reg	Aux CB	GPIO Status	s Reg Ma	p Dongle
Alert Configure	I				
□ Alert* Low					
□ Alert* Pulse En					
GPIO Pins					
GPIO Configure		GPI03	GPI02	GPI01	GPI00
Outputs -		1	1	1	1
		Set Is	SL94216 G	PIO Outp	ut State
					,
				Rea	d Page

Figure 83. GPIO Tab

The **GPIO** tab (Figure 83) allows you to either view or control the status of the ISL94216 GPIO pins, depending on the configuration. The tab also allows you to select from the various GPIO configurations for the device. See the datasheet for the various GPIO configurations and operation.



Meas System Vo	oltage IPack ITemp/	Reg A	ux C	B GP	IO Sta	tus R e	g Map	Don	gle
Faults/Status Bits	Mask Bits								
		Bit 7							Bit 0
	0x63 Priority Faults		OWF	IOTF 0		DOCF	DSCF 0	UVF O	OVF O
	0x64 ETAUX Faults	сот1 0	CUT1	DOT1	DUT1	сото		ОТО	DUTO O
	0x65 Other Faults	VBOVF	VBUVF	CPMP NRDY	OW AUX1	OW AUXO	OW VBat	ow vss O	RSV O
	0x66 CB Status	BAT FULL	IOTW		VEOC	DVCF	2ні2св	2L02CB	NEED CB
	0x67 Status	DCHRGI	CHRGI O	CH PRESI	LD PRESI	OTHER FAULTS	IREG1	IREG2	
	0x68 Open-Wire Stat	0W16 us 0	0W15	0W14	0W13	0W12	0W11	0W10	ow9 O
	0x69 Open-Wire Stat	ows us	0W7	OW6	0W5 0	ow4	0W3 0	0W2	0W1
Read Status									

Figure 84. Faults/Status Bits Tab

The Status tab is comprised of two sub-tabs.

The **Faults/Status Bits** sub-tab (<u>Figure 84</u>) displays the status of the various faults and status bits contained in the ISL94216.

	Voltage IPack ITemp/I	Reg A	ux C	B GP	IO Sta	tus Re	eg Map	Don	gle
Faults/Status B	its Mask Bits								
		Bit 7							Bit (
	0x83 Priority Faults Mask	1	OWF 1	10TF	1	DOCF 1	DSCF 1	1 1	OVF 1
	0x84 ETAUX Faults Mask	1	CUT1 1	DOT1	1	1	CUT0	1	1
	0x85 Other Faults Mask	VBOVF	VBUVF	CPMP NRDY	OW AUX1	ow AUXO	OW VBat	ow vss 1	BUS O
	0x86 CB Status Mask	BAT	IOTW	IEOC	VEOC	DVCF		2L02CB	
	0x00 CD Status Mask	1 DCHRGI	1 CHRGI	CH PRESI	LD PRESI	OTHER FAULTS	1 IREG1	IREG2	
	0x87 Status Mask	1	1	1	1	1	1	1	1
	0x88 Open-Wire Mask	0W16	0W15	0W14	0W13	0W12	0W11	0W10	0W9
Write Mask	0x89 Open-Wire Mask	0W8	0W7 1	0W6	0W5	0W4	0W3	0W2	ow 1
Read Mask									

Figure 85. Faults/Status Mask Bits Tab

The **Mask Bits** sub-tab (Figure 85) allows you to view and modify the various mask bits in the device. Writing any of these bits to 0 allows the corresponding fault/status to propagate to the ALRT pin.



9. Revision History

I2C	o spi	⊂ S-WIRE				
Configure Pins			Pin Value			
	Open	Push		Low	High	Pull-Up Reg Voltag
CS:	Drain	Pull	CS:	(0)	(1) (1)	⊂ 5.0V © 3.3V
ALRT: RESET:	() ()	C C	ALRT: RESET:	C C	() ()	○ 2.5V ○ OPEN
WK UP:	۲	С	WK UP:	C	ſ	Seriel Com Snood
CMS0:	С	(•	CMS0:	۲	0	Serial Com Speed
CMS1:	C	(CMS1:	۲	0	
ALRT2:		C	ALRT2:	۲	0	I2C Freq: 0.400 MHz
LED FRQ	: 3.922	kHz	LED: LD PLSE	0	() () ()	Write I2C Frequency
	۲	С	REG EN:	C C		SPI Freq: 1.000 MHz
GPIOO: GPIO1:		c	GPI00: GPI01:	C		5111164. 1.000 MHZ
GPI01: GPI02:	(C	GPIO1: GPIO2:	C		Write SPI Frequency
GPI02:	(•	C	GPI02: GPI03:	C	6	
GPI03:	(C	GPI03:	(C	
GPI05:	۲	С	GPI05:	۲	С	Read Dongle
GPI06:	()	С	GPI06:	۲	С	Settings



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/