

RTKA226110DE0040BU

Evaluation Board

The RTKA226110DE0040BU is a gate drive evaluation board following the GS665XXX-EVBDB daughter board style and uses the RAA226110 device. This evaluation board consists of two GaN Systems 650V GaN Enhancement-mode HEMTs (E-HEMTs) and all necessary circuits including half-bridge gate drivers, isolated power supplies, and an optional heatsink to form a functional half-bridge power stage. It allows you to evaluate the GaN E-HEMT performance in any half-bridge-based topology, either with the universal mother board (GS665MB-EVB) or your own system design. The RTKA226110DE0040BU evaluation board provides a -3V turn-off voltage solution. A 0V turn-off solution is easy to implement as there is no need for a negative power supply rail. For Enhancement mode (E-mode) GaN devices, the V_{GS} threshold voltage is 1.7V. To provide additional noise margin for demanding applications, the RTKA226110DE0040BU board supplies -3V to the RAA226110 gate driver. Although this increases the body diode reverse conduction voltage drop compared to a design with a 0V pull-down, it can still be preferred in high power, high-speed gate drive applications.

Read the entire user manual and specifically, the warnings and restrictions notices before handling the product. Persons handling the product(s) must have electronics training and observe good engineering practice standards.

Features

- Serves as a reference design and evaluation tool in addition to a deployment-ready solution for easy in-system evaluation.
- Vertical mount style with a height of 35mm that fits in the majority of 1U designs and allows evaluation of a GaN E-HEMT in traditional through-hole type power supply board
- Current shunt position for switching characterization testing
- Universal form factor and footprint for all products



Related Literature

For a full list of related documents, visit our website:

- [RAA226110](#) device page

Ordering Information

Part Number	Description
RTKA226110DE0040BU	RAA226110 evaluation board

	<p>DANGER!</p> <p>This evaluation board is designed for engineering evaluation in a controlled lab environment and should be handled by qualified personnel ONLY. High voltage is exposed on the board during the test and even brief contact during operation may result in severe injury or death.</p> <p>Never leave the board operating unattended. After it is de-energized, always wait until all capacitors are discharged before touching the board.</p>
	<p>CAUTION:</p> <p>This product contains parts that are susceptible to damage by Electrostatic Discharge (ESD). Always follow ESD prevention procedures when handling the product.</p>




Figure 1. RTKA226110DE0040BU Evaluation Board Block Diagram

1. Functional Description

1.1 Control and Power I/Os

The daughter board RTKA226110DE0040BU circuit diagram is shown in [Figure 1](#). The control logic inputs on the 2x3 pin header J1 are listed in [Table 1](#).

Table 1. Control Pins

Pin	Description
ENABLE	Enable input. It is internally pulled up to VCC, a logic low disables all the PWM gate drive outputs.
+5V	+5V auxiliary power supply input for logic circuit and gate driver. On the daughter board there are two isolated 5V to 9V DC/DC power supplies for top and bottom switches.
VDRV	Not used. VDRV can be connected to VCC though R43. R43 is DNP by default.
PWMH_IN	High-side PWM logic input for top switch Q1. It is compatible with 3.3V and 5V
PWML_IN	Low-side PWM logic input for bottom switch Q2. It is compatible with 3.3V and 5V
0V	Logic inputs and gate drive power supply ground return.

The three power pins are:

- VDC+: Input DC bus voltage
- VSW: Switching node output
- VDC-: Input DC bus voltage ground return. **Note:** Control ground 0V is isolated from VDC-

1.2 Using RTKA226110DE0040BU with Universal Mother Board GS665MB-EVB

GaN Systems provides a universal 650V mother board (ordering part number: GS665MB-EVB, sold separately) that can be used as the basic evaluation platform for all applicable daughter boards.




Figure 2. 650V Universal Mother Board GS665MB-EVB

The universal 650V mother board evaluation kit includes following items:

- Mother board GS665MB-EVB
- 12V_{DC} fan

1.2.1 12V Input

The board can be powered by 9V to 12V on J1. The on-board voltage regulator creates 5V for daughter board and control logic circuits. J3 is used for the external 12V_{DC} fan.

1.2.2 PWM Control Circuit





Figure 3. PWM Control Input and Dead Time Circuit



The top and bottom switches PWM inputs can be individually controlled by two jumpers J4 and J6. You can choose between a pair of complementary on-board internal PWM signals (non-inverted and inverted, controlled by J7 input) with dead time or external high-side/low-side drive signals from J5 (your own control board).

An on-board dead time generation circuit is included on the mother board. Dead time is controlled by two RC delay circuits, R6/C12 and R5/C11. The default dead time is set to about 100ns. Additionally, two potentiometer locations are provided (TR1/TR2, not included) to allow fine adjustment of the dead time if required.



WARNING!

ALWAYS double check the jumper setting and PWM gate drive signals before applying power. Incorrect PWM inputs or jumper settings may cause device failures

1.2.3 Test Points

Test points are designed in groups/pairs to facilitate probing.

Table 2. Test Points

Test points	Name	Description
TP1/TP2	+5V/0V	5V bias power
TP7/TP8	PWMIN/0V	PWM input signal from J7
TP4/TP3/TP13	PWMH/PWML/0V	High-side/low-side gate signals to daughter board
TP9/TP10	VDC+/VDC-	DC bus voltage
TP11/TP12	VOUT/VDC-	Output voltage
TP6/TP5	VSW/VDC-	Switching node output voltage (for HV oscilloscope probe)

1.2.4 Power Connections

The CON1-CON7 mounting pads are compatible with following mounting terminals:

- #10-32 Screw mount,
- Banana Jack PCB mount (Keystone P/N: 575-4)
- PC Mount Screw Terminal (Keystone P/N: 8191)

1.2.5 Output Passives (L and C14)

An external power inductor (not included) can be connected between VSW (CON1) and VOUT (CON4/5) or VDC+ (CON2/3) for double pulse test. You can choose your inductor size to meet the test requirement. Renesas recommends using a power inductor with low inter-winding capacitance to obtain best switching performance. For the double-pulse testing use 2x 60μH/40A inductor (CWS, HF467-600M-40AV) in series. C14 accommodates a film capacitor as an output filter.

1.2.6 Double Pulse Test Mode

The double-pulse test allows evaluation of the device switching performance at high voltage/current without the need of actually running at high power. It can also be used for switching loss (E_{on}/E_{off}) measurement and other switching characterization parameter tests.




Figure 5. Double Pulse Test Setup

The circuit configuration and operating principle is shown in [Figure 5](#):

- The output inductor is connected to the VDC+.
- At t_0 when Q2 is switched on, the inductor current starts to ramp up until t_1 . The period of first pulse T_{ON1} defines the switching current $I_{SW} = (V_{DS} * T_{ON1}) / L$.
- t_1 - t_2 is the free wheeling period when the inductor current I_L forces Q1 to conduct in reverse.
- t_1 (turn-off) and t_2 (turn-on) are of interest for this test because they are the hard switching transients for the half-bridge circuit when Q2 is under high switching stress.
- Keep the second pulse t_2 - t_3 short to limit the peak inductor current at t_3 .


The double-pulse signal is generated using a programmable signal generator or microcontroller/DSP board. Because this test involves high switching stress and high current, Renesas recommends setting the double pulse test gate signal as a single trigger mode or use long repetition period (for example >50ms-100ms) to avoid excess stress to the switches. Q1 can be kept off during the test or driven synchronously (J4 set to OFF or INT_INV) and Q2 is set to INT (or EXT position if the PWM signal is from J5).



WARNING!

Limit the maximum switching test current to 30A and ensure maximum drain voltage including ringing is below 650V for pulse testing. Exceeding this limit may cause damage to the devices.

1.2.7 Buck/Standard Half-Bridge Mode




This is a standard half-bridge configuration that can be used in the following circuits:

- Synchronous Buck DC/DC
- Single phase half-bridge inverter
- ZVS half-bridge LLC
- Phase leg for full bridge DC/DC or
- Phase leg for a 3-phase motor drive

Jumper setting:

- J4 (Q1): INT
- J6 (Q2): INT_INV

1.2.8 Boost Mode



When the output becomes the input and the load is attached between VDC+ and VDC-, the board is converted into a boost mode circuit and can be used for:

- Synchronous Boost DC/DC
- Totem pole bridgeless PFC

Jumper setting:

- J4 (Q1): INT_INV
- J6 (Q2): INT

1.3 Using RTKA226110DE0040BU in System

The daughter board allows you to evaluate the GaN performance in your own systems. The footprint drawing of RTKA226110DE0040BU is shown in [Figure 6](#).




Figure 6. Recommended Footprint Drawing of Daughter Board GS665XXX-EVBDB

1.4 Quick Start Procedure – Pulses Test

The following equipment and components are required:

- Four-channel oscilloscope with 500MHz bandwidth or higher
- High bandwidth (500MHz or higher) passive probe
- High bandwidth (500MHz) high voltage probe (>600V)
- AC/DC current probe for inductor current measurement
- 12V DC power supply
- Signal generator capable of creating testing pulses
- High voltage power supply (0-400V_{DC}) with current limit.
- External power inductor (recommend toroid inductor 50μH-200μH)

The following are the instructions to quickly get started with your evaluation of the GaN E-HEMT.

1. Check position E ([Figure 10](#)) on the daughter board RTKA226110DE0040BU.
2. Install RTKA226110DE0040BU on the mother board. Press all the way down until it clicks. Connect the probe between TP8 (low-side GaN gate) and TP3 (low-side GaN source) for gate voltage measurement in the daughter board.
3. Set up the mother board
 - a. Connect 12V_{DC} bias supply to J1.
 - b. Connect PWM input gate signal (0-5V) to J7. If it is generated from a signal generator, ensure the output mode is High-Z mode.
 - c. Set J4 to OFF position and J7 to INT.
 - d. Set the High Voltage (HV) DC supply voltage to 0V and ensure the output is OFF. Connect the HV supply to **CON2** and **CON6**.
 - e. Use the HV probe between TP6 and TP5 for V_{DS} measurement.
 - f. Connect an external inductor between **CON1** and **CON3**. Use the current probe to measure the inductor current, (I_L).

4. Set up and check the PWM gate signal
 - a. Turn on the 12V_{DC} power.
 - b. Check the two LEDs on the daughter board. They should be turned on indicating the isolated 9V is present.
 - c. Set up the signal generator as shown in [Figure 5](#) to create the waveforms. Use equation $I_{SW} = (V_{DS} * T_{ON1}) / L$ to calculate the pulse width of the first pulse and ensure the I_{SW_MAX} is $\leq 40A$ at 400V_{DC}.
 - d. Set the operation mode to either Single Trigger or Burst mode with a repetition period of 100ms.
 - e. Turn on the PWM output and check on the oscilloscope to make sure the GaN gate drive voltage waveform is present and matches the PWM input.
5. Power-on
 - a. Turn on the output of the HV supply. Start with low voltage and slowly ramp the voltage up until it reaches 400V_{DC}. During the ramping period, closely observe the voltage and current waveforms on the oscilloscope.
6. Power-off
 - a. After the test is complete, slowly ramp down the HV supply voltage to 0V and turn off the output. Then turn off the 12V bias supply and signal generator output.




Figure 7. Pulses Test Setup Example

1.5 Test Results

Pulses test ($V_{DS} = 400V$, $I_{MAX} = 33A$, $L_P = 120\mu H$, $R_{G(ON)} = 0\Omega$, I_{GSEL} is connected to VDRV, gate driver current is 0.3A, $R_{G(OFF)} = 1\Omega$, 8 pulses, period = $4\mu s$, duty = 40%).

Figure 8 shows the hard switching on waveforms at 400V/33A. A V_{DS} dip can be seen because of the rising drain current (di/dt in the power loop $\Delta V = L_P \cdot di/dt$, where L_P is the total power loop inductance). After the drain current reaches the inductor current, the V_{DS} starts to fall. The V_{GS} undershoot spike is caused by the Miller feedback through C_{gd} under negative dv/dt .




Figure 8. 400V/33A Pulses Test Waveform

Because of the low gate charge and small $R_{G(OFF)}$, the GaN E-HEMT gate has limited control on the turn-off dv/dt . Instead, the V_{DS} rise time is determined by how fast the turn-off current charges the switching node capacitance (C_{OSS}).

The low C_{OSS} of the GaN E-HEMT and low parasitic inductance of the GaNPX™ package, together with optimized PCB layout, enables a fast and clean turn-off. Even with dv/dt greater than 100V/ns, expect only 50V of overshoot on the turn-off V_{DS} waveform. The measured rise time is 4ns at 400V and 33A hard turn-off.

The OCP setpoint is 40A. Because of ringing on the current sensing signal, the actual OCP trigger point is 33A. After the OCP occurs, the driver is locked with the Gate pulled low regardless of the PWM input.

Synchronous Buck Test ($L = 120\mu H$, $V_{IN} = 400V$, $V_{OUT} = 80V$, $D = 20\%$, $f_{SW} = 100kHz$, $P_{OUT} = 300W$).




Figure 9. Buck Test Waveform ($P_{OUT} = 300W$)

2. PCB Layout Guidelines

2.1 RTKA226110DE0040BU Evaluation Board (Daughter Board)




Figure 10. RTKA226110DE0040BU Top




Figure 11. RTKA226110DE0040BU Bottom

- A: 2x GaN Systems 650V E-HEMT GS66516T, 60A/25mΩ
- B: Decoupling capacitors C14-C17 and C47-C54
- C: Signal isolator IL611-1E
- D: GaN driver RAA226110
- E: OCP shunt
- F: TP1 (gate) and TP4 (source) test points for bottom Q2 V_{GS}
- G: 5V-12V isolated DC/DC gate drive power supply

2.1.1 GaN E-HEMTs

This daughter board includes two GaN Systems E-HEMT GS66516T, 60A/25mΩ in a GaNPx™ B type package. The large S pad serves as source connection and thermal pad. Pin 4 is the Kelvin source connection for gate drive return.




Figure 12. Package Outline of GS66516T

2.1.2 Gate Driver Circuit

The Renesas RAA226110 low-side gate driver is chosen for this design. This driver provides 5.8V gate drive with 3.8V UVLO. It supports the 5.8V turn-on and -3V/0V turn-off. It has separated source and sink drive outputs that eliminates the need for an additional diode. OCP is also integrated in the driver.

RAA226110 provides configurable source current (0.3A/0.75A/2A) to adjust the slew rate of GS66516T without gate resistor to minimize the gate loop. The turn off speed can be directly controlled by the gate resistor $R_{G(OFF)}$ (R22).




Figure 13. Gate Driver Circuit

2.1.3 Gate Drive Power Supply

5V to 12V isolated DC/DC converters are used for gate drive. The RAA226110 accepts 4.5V to 18V V_{DD} input voltage.




Figure 14. Gate Drive Power Supply

2.1.4 Current Shunt

- The board provides an optional current shunt position E ([Figure 15](#)) between the source of Q2 and power ground return, allowing the drain current measurement for switching characterization tests such as Eon/Eoff measurement.
- The current shunt also provides the OCP signal for the RAA226110 to trigger OCP. The OCP threshold voltage 40mV/80mV/120mV can be configured through the IDSET pin of RAA226110.
- If a current shunt is not used, position E must be shorted.




Figure 15. Current Shunt Position E

CAUTION:

CAUTION: Check the shunt position E before the first time use. To complete the circuit, position E needs to be either shorted or a current shunt must be inserted before powering up.

2.1.5 Measurement with Current Shunt

- When measuring VSW with current shunt, ensure all channel probe grounds and the current shunt BNC output case are all referenced to the source end of Q2 before the current shunt. The recommended setup of probes is shown in [Figure 16](#).
- The output of coaxial current shunt can be connected to oscilloscope through a 50Ω termination impedance to reduce the ringing.
- The measured current is inverted and can be scaled by using: $I_D = V_{ID}/R_{SHUNT}$.




Figure 16. Recommended Probe Connection with Current Shunt

2.1.6 Thermal Design

- GS66516T has a thermal pad on the top-side for heat dissipation.
- A heatsink (35x35mm size) can be attached to the top-side of the board for optimum cooling. Thermal Interface Material (TIM) is needed to provide electrical insulation and conformance to the top of the GaN device surface. The daughter board is shipped with a sample 35x35mm fin heatsink (not installed), although other heatsinks can be used to fit your system design.
- A thermal tape type TIM (Bergquist® Bond-Ply 100) is chosen for its easy assembly. The supplied heatsink has the thermal tape pre-applied so simply peel off the protective film and attach the heatsink to the back of board as marked in [Figure 11](#).
- Two optional mounting holes as shown in [Figure 17](#) are provided for mounting customized heatsink using screws.
- Using the supplied heatsink and TIM, the overall junction to ambient thermal resistance R_{thJA} is $\sim 9^{\circ}\text{C/W}$ with 500LFM airflow.
- Forced air cooling is recommended for power testing.




Figure 17. Daughter Board with Heatsink Attached

CAUTION:

There is no on-board over-temperature protection. Device temperature must be closely monitored during testing. Never operate the board with device temperature exceeding T_{J_MAX} (150°C).

The schematic diagram illustrates a dual-channel high-voltage source, divided into a HIGH VOLTAGE SECTION and a LOW VOLTAGE SECTION. Both channels utilize RAA226110 comparators (U3 and U4) and GS66516T MOSFETs (Q1 and Q2) for signal processing and output generation.

Channel 1 (Top): The input signal (VDDHIN) is processed by comparator U3. The output (VDC+) is filtered by a series of capacitors (C47-C54). The output is also connected to a load (CON1). The input signal (VDDHIN) is also connected to the input of comparator U4.

Channel 2 (Bottom): The input signal (VDDLIN) is processed by comparator U4. The output (VDC-) is filtered by a resistor network (R13, R14) and connected to a load (CON2). The input signal (VDDLIN) is also connected to the input of comparator U3.

Key Components:

- Comparators:** RAA226110 (U3, U4)
- MOSFETs:** GS66516T (Q1, Q2)
- Capacitors:** C1-C17, C47-C54
- Resistors:** R1-R14
- Diodes:** D1, D2 (RB751V40)
- Op-Amps:** U1, U2 (IL611-1E)

The diagram is divided into two main sections: HIGH VOLTAGE SECTION and LOW VOLTAGE SECTION, separated by a horizontal line. The HIGH VOLTAGE SECTION includes the output filter capacitors (C47-C54) and the output load (CON1). The LOW VOLTAGE SECTION includes the output filter resistors (R13, R14) and the output load (CON2).

Figure 18. Schematic

2.3 RTKA226110DE0040BU Bill of Materials

Qty	Reference Designator	Description	Manufacturer	Manufacturer Part
1	SEE LABEL-RENAME BOARD	PWB-PCB, RTKA226110E0040BU, REVA, ROHS	MTL (Multilayer Pcb International (HK) Co.LTD)	RTKA226110E0040BURVAPCB
8	C19, C20, C21, C22, C23, C24, C25, C26	CAP-AEC-Q200, SMD, 0805, 4.7µF, 25V, 10%, X7R, ROHS	TDK	CGA4J1X7R1E475K125AC
4	C9, C10, C11, C12	CAP, SMD, 0603, 4.7µF, 10V, 10%, X7S, ROHS	Murata	GRM188C71A475KE11D
2	C13, C16	CAP, SMD, 0603, 1000pF, 100V, 10%, X7R, ROHS	Venkel	C0603X7R101-102KNE
2	C7, C8	CAP, SMD, 0603, 0.1µF, 25V, 10%, X7R, ROHS	Yageo	CC0603KRX7R8BB104
4	C5, C6, C15, C17	CAP, SMD, 0603, 0.1µF, 50V, 10%, X7R, ROHS	AVX	06035C104KAT2A
4	C1, C2, C3, C4	CAP, SMD, 0603, 16pF, 50V, 5%, C0G/NP0, ROHS	Yageo	CC0603JRNPO9BN160
3	CON1-CON3	CONN-PC PIN, TH, 1.02mmDIA., 9.04mmLENGTH, GOLD, ROHS	Mill-Max	3620-2-32-15-00-00-08-0
1	J2	CONN-HEADER, 1x6, BRKAWY 1x36, 2.54mm, ROHS	Berg/FCI	68000-236HLF
1	J1	CONN-HEADER, 2x3, BRKAWY, 2.54mm, TIN, R/A, ROHS	Samtec	TSW-103-08-T-D-RA
2	D5, D6	DIODE-ZENER, SMD, 2P, SOD-323, 9.1V, 2%, 300mW, 15Ω, ROHS	ON Semiconductor	MM3Z9V1ST1G
2	D1, D2	DIODE-SCHOTTKY, SMD, SOD-323, 40V, 120mA, ROHS	Nexperia USA, Inc	RB751V40,115
2	D3, D4	LED, SMD, 0603, GREEN CLEAR, 2V, 20mA, 574nm, 35mcd, ROHS	Liteon/Vishay	LTST-C191KGKT
2	U1, U2	IC-DIGITAL ISOLATOR, SMD, 8P, MSOP, 2-CHANNEL, 2500Vrms, ROHS	NVE Corporation	IL611-1E
2	U3, U4	IC-LOW SIDE Gan DRIVER, 16P, QFN, 4x4, ROHS	Renesas Electronics	RAA2261104GNP#MA0
2	Q1, Q2	TRANSISTOR-MOS, N-CHNL, 650V, 60A, SMD, GaNPX-4, ROHS	GaN Systems	GS66516T-E02-MR
0	R6, R7, R43	RESISTOR, SMD, 0603, 0.1%, MF, DNP-PLACE HOLDER		
2	R13, R14	RES, SMD, 0603, 5.6Ω, 1/10W, 1%, TF, ROHS	Panasonic	ERJ-3RQF5R6V
4	R9, R10, R19, R20	RES, SMD, 0603, 0Ω, 1/10W, TF, ROHS	Venkel	CR0603-10W-000T
2	R5, R8	RES, SMD, 0603, 10k, 1/10W, 1%, TF, ROHS	Venkel	CR0603-10W-1002FT
2	R11, R12	RES, SMD, 0603, 1M, 1/10W, 1%, TF, ROHS	Panasonic	ERJ-3EKF1004V
2	R32, R33	RES, SMD, 0603, 200Ω, 1/10W, 1%, TF, ROHS	Venkel	CR0603-10W-2000FT
4	R1, R2, R3, R4	RES, SMD, 0603, 820Ω, 1/10W, 1%, TF, ROHS	Venkel	CR0603-10W-8200FT
7	R21, R22, R28, R29, R30, R31, R50	RES-AEC-Q200, SMD, 0603, 3.3k, 1/10W, 1%, TF, ROHS	Rohm	KTR03EZPF3301
1	RSH1	RES-AEC-Q200, SMD, 2512-WIDE, 0.001Ω, 2W, 5%, ROHS	Rohm	PML100HZPJV1L0
1	RS1	RES-CURR.SENSE, TH, CYLYNDER, 1 7/8inch, 0.1Ω, 2W	T&M Research Products Inc	SDN-10
1	HS1 (SEE ASSY INSTRUCTIONS)	HEATSINK-FAN MNT, SMD, 34.6mm SQ.x25.4mm, 2 MTG.HOLES, ROHS	Cool Innovations	3-141410UBFABLAN

Qty	Reference Designator	Description	Manufacturer	Manufacturer Part
2	HS1 (SEE ASSY INSTRUCTIONS)	WASHER, 4-40, FLAT, 18-8 STAINLESS STEEL, ROHS	McMaster-Carr	92141A005
2	HS1 (SEE ASSY INSTRUCTIONS)	WASHER, 4-40, LOCK, INTERNAL TOOTH, 18-8 STAINLESS, ROHS	Building Fasteners	INT LWSS 004
2	HS1 (SEE ASSY INSTRUCTIONS)	NUT, 4-40, HEX, 18-8 STAINLESS STEEL, ROHS	McMaster-Carr	91841A005
2	HS1 (SEE ASSY INSTRUCTIONS)	SCREW, 4-40x3/8in, PAN, SS, PHILLIPS	Building Fasteners	PMSSS 440 0038 PH
2	HS1 (SEE ASSY INSTRUCTIONS)	WASHER-SHOULDER, M3, METRIC, 3.51mm, NYLON, ROHS	Essentra Components	WS0330A
1	Place assy in bag	BAG, STATIC, 4x6, ZIPLOC, ROHS	ULINE	S-2261
1	HS1-Cut thermal sheet into 1.378 inch squares and place between heat sink and PCB. Using 4-40 hardware and M3-Metric nylon washer, attach heat sink to PCB.	Instructions for assembly.	Renesas Electronics America	Assembly Instructions
1	HS1 (SEE ASSY INSTRUCTIONS)	INSULATION-BOND-PLY 5mil ADHESIVE TAPE, ROHS	Bergquist	BP100-0.005-00-1112-NA
8	C47, C48, C49, C50, C51, C52, C53, C54	CAP, SMD, 1812, 0.1μF, 1kV, 10%, X7R, ROHS	Kemet	C1812C104KDRAC7800
0	C14, C18, C27 (2220Y6300105KXTWS2)	DO NOT POPULATE OR PURCHASE		
0	TP1-TP11	DO NOT POPULATE OR PURCHASE		
2	U5, U6	PWR-SUPPLY, DC/DC CONVERT, SMD, 12.8x8.2, 12V, 1W, 84mA, ROHS	CUI, INC	PES1-S5-S12-M-TR

2.4 RTKA226110DE0040BU Board Layout




Figure 19. Silkscreen Top




Figure 20. Assembly Top




Figure 21. Top Layer




Figure 22. Layer 2




Figure 23. Layer 3




Figure 24. Bottom Layer






Figure 25. Silk Screen Bottom

**Figure 26. Assembly Bottom**

3. Appendix A - GS665MB-EVB


To ensure that you have the latest GS665MB-EVB information, visit the GaN systems Inc [website](#).

3.1 GS665MB-EVB Circuit Schematic



3.2 GS665MB-EVB Board Layout

TOP COMPONENT SIDE



SUGGESTED LOCATION FOR S/N LABEL

Figure 27. Assembly Top




Figure 28. Assembly Bottom

3.3 GS665MB-EVB Bill of Materials

Quantity	Reference	Description	Value	Manufacturer	Part number	Assembly Note
1	PCB	PCB bare 2-layer 2oz Cu.	Gerber file: GS665EVBMB- GerberNCDrill-RevB- 20160628	Shenzhen Sprint PCB	GS665EVBMB- GerberNCDrill-RevB- 20160628	
7	CON1, CON2, CON3, CON4, CON5, CON6, CON7	TERMINAL SCREW VERTICAL PC MNT	CON-10-32-SCRWMNT	Keystone	RevB-	DO NOT INSTALL *
1	C1	CAP ALUM 220µF 20% 25V SMD	220µF 25V	Panasonic	20160628	
1	C2, C10	GENERIC 1µF/25V, 10% X7R SMD 0603	1µF	Taiyo Yuden	TMK107B7105KA-T	
2	C3, C4	GENERIC 10µF/25V, 10% SMD 0805	10µF	Taiyo Yuden	TMK212BBJ106KG-T	
4	C5, C6, C7, C8	GENERIC 0.1µF/1000V, SMD 1812	0.1µF 1kV	Kemet	C1812C104KDRAC7800	
1	C9	GENERIC 0.1µF/25V, 10% X7R SMD 0603	0.1µF	Taiyo Yuden	TMJ107BB7104KAHT	
2	C11, C12	GENERIC 100PF/25V 5% NP0 SMD 0603	100pF	Kemet	C0603C101J3GACTU	
1	C13, C14	CAP FILM 10µF/600VDC 5%, 27.5MM LEAD SPACING	10µF 700V	Kemet	C4AEHBU5100A11J	DO NOT INSTALL C14 *
2	D1, D2	DIODE SCHOTTKY 20V 500MA SOD523	PMEG2005EB	NXP	PMEG2005EB,115	
1	J1	TERM BLOCK HDR 2POS R/A 5.08MM	CON-TERM-BLK-2POS-RA	TE Connectivity	796638-2	
1	J1-PLUG	TERM BLOCK BLUG 2POS 5.08MM		Te Connectivity	796634-2	
1	J2	CONN RCPT 6POS 0.100 DBL STR PCB	CON-RCPT-2X3-BOT	Harwin	M20-7850342	MOUNT FROM BOTTOM SIDE
1	J3		CON-2POS			CONNECTOR FOR 12V FAN, DO NOT INSTALL *
2	J4, J6	CONN HEADER 8POS DUAL VERT PCB	CON-JMP-4POS	Harwin	M20-9980445	
1	J5	CONN 8-POS, DUAL ROW 2.54MM	CON-HDR-4X2	Amphenol	75869-132LF	
1	J7	CONN BNC JACK STR 50Ω PCB	112538	Amphenol	112538	
3	J8, J9, J10	CONN RECEPT PIN 032 -.046" 0.075"	CON-RCPT-EDGEMNT	Millmax	0312-0-15-15-34-27-10-0	MATING SOCKET FOR MILLMAX EDGE MNT PIN
3	R1, R3, R7	generic 1% SMD 0603	49R9	Vishay Dale	CRCW060349R9FKEA	
2	R2, R4	generic 1% SMD 1206	100R			DO NOT INSTALL *
2	R5, R6	generic 1% SMD 0603	1K00	VISHAY DALE	CRCW06031K00FKEA	

Quantity	Reference	Description	Value	Manufacturer	Part number	Assembly Note
11	TP1, TP2, TP3, TP4, TP7, TP8, TP9, TP10, TP11, TP12, TP13	TEST POINT PCB	TP-KEystone-5010	KEystone	5010	
2	TR1, TR2	TRIM POT CERM 2kΩ 25TRN TOP	2k			DO NOT INSTALL *
1	T1	COMM MODE CHOKE 5.2A T/H	CMC-08	RECOM	CMC-08	
1	U1	IC REG LDO 5V 1A DPAK	MC7805	ON SEMI	MC7805BDTRKG	
1	U2	1 IC GATE NAND 4CH 2-INP 14-SOIC	74VHC132	FAIRCHILD	74VHC132MX	
Off the Board Components						
6	M1, M2, M3, M4, M5, M6	BRD SPT SNAP FIT SCREW MNT 1/2"	MECH-STD OFF- KEystone-8833	KEystone	8833	PCB SPACER, INSTALL FROM BOTTOM SIDE
1	FAN	FAN AXIAL 38X20MM 12V _{DC} WIRE		SUNON FANS	PMD1238PKB1-A.(2).GN	SUPPLY LOOSE, DO NOT INSTALL ON THE ASSEMBLY
2	JUMPER	JUMPER SHUNT GENERIC		TE CONNECTIVITY	382811-8	INSTALL ON J4 "INT" POSITION AND J6 "INT_INV" POSITION

4. Revision History

Rev.	Date	Description
1.00	Dec.7.20	Initial release

Evaluation Board/Kit Important Notice

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

This notice contains important safety information about temperatures and voltages. Please read the User Manual and, specifically, the Warnings and Restrictions notice in the User Manual prior to handling the product. Persons handling the product(s) must have electronics training and observe good engineering practice standards.

This evaluation board/kit being sold or provided by Renesas is intended for use for ENGINEERING DEVELOPMENT, DEMONSTRATION, and OR EVALUATION PURPOSES ONLY and is not considered by Renesas to be a finished end-product fit for general consumer use. As such, the goods being sold or provided are not intended to be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including but not limited to product safety and environmental measures typically found in end products that incorporate such semiconductor components or circuit boards. This evaluation board/kit does not fall within the scope of the European Union directives regarding electromagnetic compatibility, restricted substances (RoHS), recycling (WEEE), FCC, CE or UL, and therefore may not meet the technical requirements of these directives, or other related regulations.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. Renesas assumes no liability whatsoever relating to the choice, selection or use of the products and services described herein. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. If any part of this document refers to any third-party products or services it shall not be deemed a license grant by Renesas for the use of such third-party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third-party products or services or any intellectual property contained therein. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.