

Macro Model January 2002 MM5127

HA-5127 SPICE OPERATIONAL AMPLIFIER MACRO-MODEL

Author: David Riemer

Introduction

This application note describes the SPICE macro-model for the HA-5127, a wide bandwidth precision op amp. The model was designed to be compatible with the well known SPICE program developed by the University of California in hope that most simulation software venders follow this basic format and syntax. A schematic of the macro-model, the Spice net listing and various simulated performance curves are included. The macro-model schematic includes node numbers to help relate the SPICE listing to the schematic. The model is designed to emulate a typical rather than a worst case part. Most AC and DC parameters are simulated. Significant poles and zeros are included to give the most accurate AC and transient simulation with minimum complexity.

Model Description

Input Stage

DP and DN represent the differential input resistance. Input bias currents are created by I1 and offset current is modeled with FA. Source VN represents the input offset voltage. C1 limits slew rate. No input parasitics due to package capacitance and lead inductance are included.

Gain Stage

G2, R2, CC, GOL, and RD simulate open loop gain. CC is the macro-model dominant pole capacitor.

Poles and Zeros

The most significant singularities of the HA-5127 are modeled by RC networks. Two pole-zero pairs and two additional poles are used.

Output Stage

EX1, D1 and D2 model output current limiting. IH and IL are the power supply currents. DPH, DPL and GPS vary the supply currents based on the opamp's output current. DL, DH, ECC and EEE provide voltage clamping on the output to simulate the typical output voltage swing. Some effects of output parasitics due to package capacitance and inductance are lumped with the poles.

Parameters Not Modeled


To maintain a simple macro-model not all op amp parameters are modeled. Most of the parameters not modeled are listed below:

- Temperature Effects
- Differential Voltage Restrictions
- Input Voltage and Current Noise
- Common Mode Restrictions
- · Tolerances for Monte Carlo Analysis
- Power Supply Range

Spice Listing


```
* COPYRIGHT © 1991, 2002 INTERSIL AMERICAS INC.
* ALL RIGHTS RESERVED
                                               * OUTPUT STAGE
                                               G2 0 20 19 0 1.0
*HA-5127 MACRO-MODEL
                                               R2
                                                    20 0 +6.5577E+02
                                               CC
                                                   20 21 +2.2E-11
*REV: 2-04-92
                                               GOL 21 0
                                                         20 0 +6.5137E+03
*BY: D.W. RIEMER
                                                   21 0 +5.0809E+01
                                               RD
                                               DH 21 22 DV
*PINOUT
            +IN -IN VCC VEE OUT
                                               DL
                                                   23 21 DV
                                               ECC 22 0
                                                         POLY 1 4 0 -2.7 1.0
.SUBCKT HA5127 1 2 4 5 3
                                                         POLY 1 5
                                               EEE 23 0
                                                                     0 +2.7 1.0
.MODEL DP D IS=1E-14
                                N=+6.6967E-01
                                               ΙH
                                                   4 0
                                                         +3.5E-03
.MODEL
         DN D IS=+8.5E-15
                                N=+6.6967E-01
                                                   0 5
                                               IL
                                                         +3.5E-03
.MODEL DV D IS=+1.1746E-14 N=.2
                                               GPS 24 0 21 3 +8.5427E-02
.MODEL D1 D IS=1E-9
                                N=1
                                               DPH 4 24 DX
                                               DPL 24 5
                                                         DX
.MODEL
        D2
            D IS=1E-9
                                N=+1.0
                                               D1
                                                  21 25 D1
.MODEL
        DX D IS=1E-20
                                N=+30.0
                                                   25 21 D2
                                               D2
                                               EX1 25 0 POLY 2 21 0 3 0 0.0 -7.2888E-01 +1.7248
*INPUT STAGE
                                               RO
                                                   21 3
                                                         +1.17059E+01
*VALUE OF SOURCE VN MODELS VIO AND
                                               .ENDS
                                                      HA5127
*MAY BE ADJUSTED AS DESIRED.
VP
      1 6 0
VN
      2 7 +1.0E-05
      8 0 +1.295E-08
11
FA
      2 0 VN
                   +1.857E+00
DP
      6 8 DP
DN
      7 8 DN
      8 0 +1.9425E-16
C1
                        IC=-2.3157E-01
FP
      9 0 VP
                 +1.6988E+04
FΝ
      0 9 VN
                   +1.9986E+04
GC
      0 9 8 0
                   +6.8734E-09
GPP 9 0 4
              0
                   +1.2291E-08
GPN 9 0 5
              0
                   +1.2291E-08
      0 9 +1.5917E-09
IRX
RT
      9 0 1.0
* POLES AND ZEROS
                0 1.0
     10 0 9
RP1
      10 11 +1.2736E+03
RZ1
      11 12 +3.184E+02
CP1
     12 0
             1E-10
EP2
     13 0
             11 0
RP2
     13 14 +2.388E+01
RZ2
      14 15 +7.96
CP2
      15 0
             1E-10
EP3
      16
         0
             14 0
                   1.0
RP3
      16 17
             +1.0613E+01
CP3
      17 0
             1E-10
EP4
      18 0
             17 0
                    1.0
RP4
     18 19 +3.184
CP4
     19 0
             1E-10
```

Macro-Model Schematic




Model Performance

GAIN/PHASE RESPONSE vs FREQUENCY




Model Performance (Continued)

SMALL SIGNAL RESPONSE



LARGE SIGNAL RESPONSE



Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation 7585 Irvine Center Drive Suite 100 Irvine, CA 92618 TEL: (949) 341-7000 FAX: (949) 341-7123 Intersil Corporation 2401 Palm Bay Rd. Palm Bay, FL 32905 TEL: (321) 724-7000 FAX: (321) 724-7946

EUROPE

Intersil Europe Sarl Ave. William Graisse, 3 1006 Lausanne Switzerland

TEL: +41 21 6140560 FAX: +41 21 6140579

ASIA

Intersil Corporation
Unit 1804 18/F Guangdong Water Building
83 Austin Road

TST, Kowloon Hong Kong TEL: +852 2723 6339 FAX: +852 2730 1433