

1

2

3


4

1


2


3

4



Notes:
[1] Can omit resistor and tie signal directly to PMIC_PWR to reduce BOM, but this will prevent access to these pins for flexibility / debug
[2] Switchable to 3V3 via GPIO3
[3] Switchable to 1V35 via GPIO2 to supply LV_DDR3
[4] Can replace with 2 x 22 uF when I_OUT < 1.5 A
[5] Can replace with 2 x 22 uF if I_OUT < 1.25 A and register control BUCK1_FCM = 0

SCHEMATIC TEMPLATE REV.xdxd_v7 (01-06-2017)		SIZE		TITLE: DA9061 i.MX 6UL \ 6ULL			
DESIGNED BY: TG <Designed by 2>		A3L		VARIANT: N/A			
		SAVED DATE: 18/10/2017:17:02		DA9061_6UL 1000 <div><div>_____</div><div>BOARDS No. _____</div><div>Sch Rev _____</div><div>Variant _____</div><div>_____</div><div>No. _____</div><div>Var Rev _____</div></div>			
REVIEWED BY: N/A <Reviewed by 2>		REVIEWED DATE: 18/10/2017		DRAWING No:			
		SHEET NAME: DA9062		PAGE: of 1 2			

	A	B	C	D	E	F	
1	REVISION TABLE						1
	REV.	DATE	ENGINEER	NOTES			
	1.0	18/10/2017	TG				
2	MECHANICAL PARTS						2
3							3
4							4
	A	B	C	D	E	F	
	SCHEMATIC TEMPLATE REV.xdxd_V7 (01-06-2017)			SIZE A3L	TITLE: DA9061 i.MX 6UL \ 6ULL VARIANT: N/A		
	DESIGNED BY: TG <Designed by 2>			SAVED DATE: 18/10/2017:16:56	DA9061_6UL000 <small>BOARD NO. Sch Rev Var Rev</small>		
	REVIEWED BY: N/A <Reviewed by 2>			REVIEWED DATE: 18/10/2017	DRAWING No: SHEET NAME: REVISION/MECHANICAL		
					PAGE: 2 of 2		