

A

B

C


D

A


B

C

D



Xilinx XC5VLX30T-1FF665 recommended bypass		
VCCINT	VCCAUX	VCC0 (per 40 I/O Bank)
330pF 2.2µF 0.22µF	33µF 2.2µF 0.22µF	47µF 2.2µF 0.22µF
1 4 8	1 2 4	1 2 4



S14 Eval		
Size	Number	Revision
B		C
Date:	2/10/2012	Sheet 6 of 7
File:	H:\Work\...FPGA\WschDoc	Drawn By: J.D. Kurtze



