

# RZ/T2, RZ/N2

# Getting Started with Flexible Software Package

### Introduction

This manual describes how to use the Renesas Flexible Software Package (FSP) for writing applications for the RZ/T2, RZ/N2 microprocessor series.

## **Target Device**

RZ/T series: RZ/T2M, RZ/T2L, RZ/T2ME, RZ/T2H

RZ/N series: RZ/N2L, RZ/N2H

#### About the video contents

We provide videos about the development tools using the RZ/T and RZ/N FSP. Access the following links:

- How to install the development tools
  - RZ/T RZ/N FSP Quick Start Guide FSP Installation and Generating Your First Project for e2 studio (English, Japanese, Chinese)
  - RZ/T RZ/N FSP Quick Start Guide FSP Installation & Generating Your First Project for EWARM & FSP SC

(English, Japanese, Chinese)

- Instructions and usage of each tab in FSP Configuration
  - RZ/T RZ/N FSP Tutorial Pin Configuration Function (English, Japanese, Chinese)
  - RZ/T RZ/N FSP Tutorial for FSP Configuration (1/2) Introduction of Tabs (English, Japanese, Chinese)
  - RZ/T RZ/N FSP Tutorial for FSP Configuration (2/2) How to Use (English, Japanese, Chinese)

## **Contents**

1.	Introduction	5
1.1	Overview	5
1.2	Introduction to FSP	5
1.2.1	Purpose	5
1.2.2	e <sup>2</sup> studio IDE	5
1.2.3	FSP SC	5
1.2.4	FSP Documentation	5
1.3	Related Documentation Files	6
1.3.1	Evaluation Board User's Manual	6
1.3.2	FSP Documentation	6
1.4	Starting Development Introduction	7
2.	Set up Evaluation Board	8
2.1	Obtaining an Evaluation Board	8
2.2	System Configuration	8
2.3	Supported Emulator	9
2.3.1	SEGGER J-Link	9
2.3.2	IAR I-Jet	9
2.4	RZ/T Series Board Setup	10
2.4.1	RSK+RZT2M	10
2.4.2	RSK+RZT2L	13
2.4.3	RSK+RZT2ME	15
2.4.4	RZ/T2H Evaluation Board	16
2.5	RZ/N Series Board Setup	19
2.5.1	RSK+RZN2L	19
2.5.2	RZ/N2H Evaluation Board	22
3.	e <sup>2</sup> studio Setup	25
3.1	What is e <sup>2</sup> studio?	25
3.2	e <sup>2</sup> studio Prerequisites	25
3.2.1	Windows PC Requirements	25
3.2.2	Installing e <sup>2</sup> studio, Platform Installer and FSP Package	25
3.2.3	Choosing a Toolchain.	25
3.2.4	Licensing	25
4.	Tutorial: Your First RZ/T2, RZ/N2 MPU Project – Blinky	26
4.1	Tutorial Blinky	26
4.2	What Does Blinky Do?	26
4.3	Create a New Project for Blinky	26
4.3.1	Details about the Blinky Configuration	33



4.3.2	Configuring the Blinky Clocks	33
4.3.3	Configuring the Blinky Pins	33
4.3.4	Configuring the Parameters for Blinky Components	33
4.3.5	Where is main()?	33
4.3.6	Blinky Example Code	33
4.4	Build the Blinky Project	34
4.4.1	Build	34
4.4.2	Build for Multiprocessing	34
4.5	Debug the Blinky Project	35
4.5.1	Debug Prerequisites	35
4.5.2	Debug Steps	35
4.5.3	Details about the Debug Process	39
4.6	Run the Blinky Project	39
4.7	Debug and Run for Multiprocessing.	40
4.8	Import the Project	41
5.	FSP SC User Guide	45
5.1	What is FSP SC?	
5.2	Tutorial Blinky	
5.3	Using FSP SC with IAR EWARM	
5.3.1		
5.3.2	•	
5.3.3	·	
5.3.4	•	
5.3.5	- · · · · · · · · · · · · · · · · · · ·	
5.4	Re-configuring Project with FSP SC	
5.4.1		
5.4.2	Launch from the Command Prompt	69
5.5	Note when debugging in different workspaces	69
6.	FSP Configuration Users Guide	70
6.1	What is a Project?	
6.2	Create a Project	
6.2.1	•	
6.2.2	2	
6.2.3		
6.2.4		
6.3	Configuring a Project	
6.3.1		
6.3.2	-	
6.3.3		
6.3.4		
	——————————————————————————————————————	



6.4	Configuring Interrupts from the Stacks Tab	83
6.4.1	Creating Interrupts from the Interrupts Tab	83
6.4.2	Viewing Event Links	84
6.5	Adding and Configuring HAL Drivers	85
6.6	Reviewing and Adding Components	86
Appe	ndix. Known Issues	87
Appe	ndix. Tool Software Limitations	121
Appe	ndix. How to Debug FSP Project with Flash Boot Mode	135
Appe	ndix. How to Erase Flash Memory	138
Appe	ndix. How to Change Boot Mode of FSP Project	143
Appe	ndix. How to Create and Debug FSP Projects for Multiprocessing in All Cases for e <sup>2</sup> studio	146
Multi	processing with 2 cores	146
Multi	processing with 3 or more cores	152
Appe	ndix. How to Create and Debug FSP Projects for Multiprocessing in All Cases for IAR EWARM.	155
Multi	processing with 2 cores	155
Multi	processing with 3 or more cores	161
Revis	sion History	165

#### 1. Introduction

#### 1.1 Overview

This application note describes how to use the Renesas Flexible Software Package (FSP) running on the Cortex®-R52 and Cortex®-A55 (hereinafter referred to as CR52 and CA55) incorporated on RZ/T2 and RZ/N2.

#### 1.2 Introduction to FSP

### 1.2.1 Purpose

The Renesas Flexible Software Package (FSP) is an optimized software package designed to provide easy to use, scalable, high quality software for embedded system design. The primary goal is to provide lightweight, efficient the hardware abstraction layer (HAL) drivers and the board support package (BSP) that meet common use cases in embedded systems.

## 1.2.2 e<sup>2</sup> studio IDE

FSP provides a host of efficiency enhancing tools for developing projects targeting the Renesas RZ/T2, RZ/N2 series of MPU devices. The e<sup>2</sup> studio IDE provides a familiar development cockpit from which the key steps of project creation, module selection and configuration, code development, code generation, and debugging are all managed.

#### 1.2.3 FSP SC

The Renesas FSP Smart Configurator (FSP SC) is a desktop application designed to configure device hardware such as clock set up and pin assignment as well as initialization of FSP software components when using a 3<sup>rd</sup>-party IDE and toolchain.

For creating RZ/T2, RZ/N2 project, the FSP SC can currently be used with

• IAR Systems Embedded Workbench for Arm (IAR EWARM) with IAR toolchain for Arm

#### 1.2.4 FSP Documentation

The related file "FSP Documentation" contains HTML documentations describing the features, APIs and usage notes regarding the BSP and HAL drivers implemented as FSP modules and interfaces. After clicking the "index.html" in "FSP Documentation" to open the introduction page on your html browser, the reference documents for utilizing each FSP module and interface can be read from "API Reference" menu.

#### 1.3 Related Documentation Files

The related documentation files are shown in the following.

#### 1.3.1 Evaluation Board User's Manual

This Getting Started Guide refers to the following "Evaluation Board User's Manual".

- RZ/T series
  - RZ/T2M Group Renesas Starter Kit+ for RZ/T2M User's Manual (RZ/T2M and RZ/T2ME)
    - Document No. R20UT4939
  - RZ/T2L Group Renesas Starter Kit+ for RZ/T2L User's Manual
    - Document No. R20UT5164
  - RZ/T2H Group RZ/T2H Evaluation Board User's Manual
    - Document No. R20UT5405
- RZ/N series
  - RZ/N2L Group Renesas Starter Kit+ for RZ/N2L User's Manual
    - Document No. R20UT4984
  - RZ/N2H Group RZ/N2H Evaluation Board User's Manual
    - Document No. R20UT5522

These documents can be found on Renesas web site by inputting their **Document No.** into a search box.

• URL: https://www.renesas.com/



Figure 1: Search Box in Renesas Web Page

#### 1.3.2 FSP Documentation

This Getting Started Guide refers to the following "FSP Documentation". It contains notes on the use of the software modules packaged with FSP.

These documents are available in Renesas Git repository in GitHub.

- RZ/T series
  - ➤ RZ/T2 Flexible Software Package Documentation
    - URL: https://github.com/renesas/rzt-fsp/releases
      - File name: fsp documentation vx.x.x.zip
- RZ/N series
  - ➤ RZ/N2 Flexible Software Package Documentation
    - URL: <a href="https://github.com/renesas/rzn-fsp/releases">https://github.com/renesas/rzn-fsp/releases</a>
      - File name: fsp\_documentation\_vx.x.x.zip

Note:

The "vx.x.x" is the FSP version number such as "v1.0.0".

### 1.4 Starting Development Introduction

FSP application project can be created by e<sup>2</sup> studio or FSP SC (for IAR EWARM), and this Getting Started includes tutorial for both tools; the chapters you should read changes.

#### e<sup>2</sup> studio users should read the following chapters:

- Chapter 2 "Set up Evaluation Board"
- Chapter 3 "e<sup>2</sup> studio Setup"
- Chapter 4 "Tutorial: Your First RZ/T2, RZ/N2 MPU Project Blinky"
- Chapter 6 "FSP Configuration Users Guide"

#### FSP SC users (for IAR EWARM users) should read the following chapters:

- Chapter 2 "Set up Evaluation Board"
- Chapter 5 "FSP SC User Guide"
- Chapter 6 "FSP Configuration Users Guide"

The summary of each chapter is shown below.

- Chapter 2 "Set up Evaluation Board"
  - Explains how to setup Evaluation Board to proceed the tutorials in Chapter 4 and 5.
- Chapter 3 "e<sup>2</sup> studio Setup"
  - $\triangleright$  Explains the setup of  $e^2$  studio for utilizing FSP.
- Chapter 4 "Tutorial: Your First RZ/T2, RZ/N2 MPU Project Blinky"
  - Explains the tutorial with minimal steps to create, run, and debug a FSP project by using e<sup>2</sup> studio.
- Chapter 5 "FSP SC User Guide"
  - Explains the tutorial with minimal steps to create an FSP project as IAR EWARM project by using the FSP SC and to run and debug the created IAR EWARM project.
- Chapter 6 "FSP Configuration Users Guide"
  - Explains how to create and configure an FSP project in detail.
  - The explanation is described based on e<sup>2</sup> studio, but most of the explanations are applied to the FSP SC.

### 2. Set up Evaluation Board

## 2.1 Obtaining an Evaluation Board

To develop applications with RZ/T2 FSP and RZ/N2 FSP, start with Evaluation Board and Renesas Starter Kit+(RSK+).

The Evaluation Board and RSK+ for RZ/T2 and RZ/N2 CPU Board are designed to seamlessly integrate with the e<sup>2</sup> studio.

Ordering information, User's Manuals, and other related documents for boards are available. Please contact Renesas to get them.

## 2.2 System Configuration

Below is an example of a typical system configuration of evaluation board.




Figure 2: System Configuration Example - with Evaluation Board

For the details, please refer to the related document "1.3.1 Evaluation Board User's Manual".

## 2.3 Supported Emulator

#### 2.3.1 SEGGER J-Link

SEGGER J-Link can be used on Renesas e<sup>2</sup> studio only for debugging on RZ/T2 and RZ/N2 devices.

Renesas e<sup>2</sup> studio supports the following emulators.

- J-Link EDU V11 and later
- J-Link BASE V11 and later
- J-Link PLUS V11 and later
- J-Link WiFi V1 and later
- J-Link ULTRA+ V5 and later
- J-Link PRO V5 and later

• J-Link OB-S124 V1.00

Renesas has tested debugging RZ/T2 and RZ/N2 devices with J-Link BASE V11 and J-Link OB-S124. For the details on SEGGER J-Link, please see SEGGER website.

Debugging FSP Project was verified with the following software environment.

**Table 1 Verified Operating Environment** 

Series	Device	FSP version	e <sup>2</sup> studio version	J-Link Software version
RZ/T	RZ/T2M, RZ/T2L, RZ/T2ME, RZ/T2H	RZ/T2 FSP v3.1.0	2025-10	V8.60
RZ/N	RZ/N2L, RZ/N2H	RZ/N2 FSP v3.1.0	2025-10	V8.60

Regarding how to update J-Link firmware, please confirm the procedure described in the following link into Renesas Knowledge Base web site.

https://en-support.renesas.com/knowledgeBase/20736714

#### 2.3.2 IAR I-Jet

IAR I-jet can be used on IAR EWARM only for debugging on RZ/T2 and RZ/N2 devices.

For the details on I-jet, please see IAR Systems website.

## 2.4 RZ/T Series Board Setup

#### 2.4.1 RSK+RZT2M

### 2.4.1.1 Boot Mode

The operation mode settings for the RSK+RZT2M board are as follows.

#### Note:

This section shows the settings for running on RAM without external flash memory. For settings to run in other boot modes, please refer to the manual of the RSK boards listed in chapter 1.3.1. For the sample codes available on Renesas web site, please refer to the documentation included with each code and implement the appropriate board settings respectively.




Figure 3: Switch Position of Operation Mode Settings for RSK+RZT2M

Table 2 Operation Mode Switch Settings for RSK+RZT2M

Switch	Setting	Description	
SW4.1	ON	16-bit bus boot mode (NOR Flash)	
SW4.2	OFF		
SW4.3	ON		
SW4.4	ON	JTAG Authentication by Hash is disabled.	
SW4.5	ON	ATCM 0 wait	
		Valid for CPU operating frequency equal to or less than 400MHz.	

#### 2.4.1.2 Debugger Connection

If you use JTAG connection with I-Jet or J-Link,

- 1. Short the jumper pin (J9) for switching the debug connection so that RSK+RZT2M board can use the emulator connected to JTAG connector (J20).
- 2. Connect the emulator (J-Link or I-jet) to a free USB port on your computer.
- 3. Connect the I-Jet to the RSK+RZT2M board ensuring that it is plugged in to the header "J20".




Figure 4: Jumper Position of JTAG Connection for RSK+RZT2M

If you use J-Link OB on RSK+RZT2M board,

- 1. Open the jumper pin (J9) for switching the debug connection so that RSK+RZT2M can use J-Link OB on the board.
- 2. Connect the micro-USB type-B to J-Link OB USB connector (J10), and then the LED4 is lighted.




Figure 5: J-Link OB Connection Settings for RSK+RZT2M

## 2.4.1.3 Power Supply

Power is supplied using a USB cable (Type-C) or an AC / DC adapter.

- When using a USB cable (Type-C), connect it to the USB connector "CN5" of the RSK+RZT2M board.
- When connecting the AC / DC adapter, connect it to the USB connector "CN6" of the RSK+RZT2M board.




Figure 6: How to Power Supply for RSK+RZT2M

### 2.4.2 RSK+RZT2L

#### 2.4.2.1 Boot Mode

The operation mode settings for the RSK+RZT2L board are as follows.

#### Note:

This section shows the settings for running on RAM without external flash memory. For settings to run in other boot modes, please refer to the manual of the RSK boards listed in chapter 1.3.1. For the sample codes available on Renesas web site, please refer to the documentation included with each code and implement the appropriate board settings respectively.




Figure 7: Switch Position of Operation Mode Settings for RSK+RZT2L

Table 3 Operation Mode Switch Settings for RSK+RZT2L

Switch	Setting	Description		
SW4.1	ON	xSPI0 boot mode (x1 boot serial flash)		
SW4.2	ON			
SW4.3	ON			
SW4.4	ON	ATCM wait cycle = 0 wait		
SW4.5	ON	JTAG mode = Normal mode		

#### 2.4.2.2 Debugger Connection

If you use JTAG connection with I-Jet or J-Link,

- 1. Short the jumper pin (J9) for switching the debug connection so that RSK+RZT2L board can use the emulator connected to JTAG connector (J20).
- 2. Connect the emulator (J-Link or I-jet) to a free USB port on your computer.
- 3. Connect the I-Jet to the RSK+RZT2L board ensuring that it is plugged in to the header "J20".




Figure 8: Jumper Position of JTAG Connection for RSK+RZT2L

If you use J-Link OB on RSK+RZT2L board,

- 1. Open the jumper pin (J9) for switching the debug connection so that RSK+RZT2L can use J-Link OB on the board.
- 2. Connect the micro-USB type-B to J-Link OB USB connector (J10), and then the LED6 is lighted.




Figure 9: J-Link OB Connection Settings for RSK+RZT2L

### 2.4.2.3 Power Supply

Power is supplied using a USB cable (Type-C) or an AC / DC adapter.

- When using a USB cable (Type-C), connect it to the USB connector "CN5" of the RSK+RZT2L board.
- When connecting the AC / DC adapter, connect it to the USB connector "CN6" of the RSK+RZT2L board.
- After connecting to the power (CN5 or CN6), turn on the POWER\_SW slide switch to start power supply.




Figure 10: How to Power Supply for RSK+RZT2L

### 2.4.3 RSK+RZT2ME

For each setting, see 2.4.1 RSK+RZT2M.

#### 2.4.4 RZ/T2H Evaluation Board

#### 2.4.4.1 Boot Mode

The operation mode settings for the RZ/T2H evaluation board are as follows.

#### Note:

This section shows the settings for running on RAM without external flash memory. For settings to run in other boot modes, please refer to the manual of the evaluation board listed in chapter 1.3.1. For the sample codes available on Renesas web site, please refer to the documentation included with each code and implement the appropriate board settings respectively.



Figure 11: Switch Position of Operation Mode Settings for RZ/T2H Evaluation Board

Table 4 Operation Mode Switch Settings for RZ/T2H Evaluation Board

Switch	Setting	Description	
SW14.1	ON	xSPI1 boot mode (x1 boot serial flash)	
SW14.2	OFF		
SW14.3	ON		
SW14.4	ON	CPU0 ATCM 0 wait	
SW14.7	ON	JTAG Authentication by Hash is disabled.	
SW2.3	OFF	This is necessary to light up LED3 (corresponding to CA55 Core1 blinky operation). Note: This switch is not present on the provisional version of the board. Due to this setting, P17_4, P08_5, and P08_6 cannot be used as SD1 control terminals.	

#### 2.4.4.2 Debugger Connection

If you use JTAG connection with I-Jet or J-Link,

- 1. Short the jumper block (CN62) for switching the debug connection so that RZ/T2H evaluation board can use the emulator connected to JTAG connector (CN61).
- 2. Connect the emulator (J-Link or I-jet) to a free USB port on your computer.
- 3. Connect the emulator to the RZ/T2H evaluation board ensuring that it is plugged in to the header "CN61".



Figure 12: Jumper Position of JTAG Connection for RZ/T2H Evaluation Board

If you use J-Link OB on RZ/T2H evaluation board,

- 1. Open the jumper block (CN62) for switching the debug connection so that RZ/T2H evaluation board can use J-Link OB on the board.
- 2. Connect the micro-USB type-B to J-Link OB USB connector (CN14), and then the LED10 is lighted.



Figure 13: J-Link OB Connection Settings for RZ/T2H Evaluation Board

### 2.4.4.3 Power Supply

Power is supplied using a USB cable (Type-C) or an AC / DC adapter.

- When using a USB cable (Type-C), connect it to the USB connector "CN46" of the RZ/T2H evaluation board.
- When connecting the AC / DC adapter, connect it to the USB connector "CN47" of the RZ/T2H evaluation board.
- After connecting to the power (CN46 or CN47), turn on the POWER\_SW slide switch to start power supply.

#### Note:

Some Renesas boards, such as the Renesas Starter Kit, require a 12-V or 5-V power supply, the supply of this board is 15-V/3 A. Be careful not to accidentally connect a 12-V or 5-V power supply. When supplying power through CN47, use a stabilized power source that is capable of supplying at least 15-V/3 A.




Figure 14: How to Power Supply for RZ/T2H Evaluation Board

## 2.5 RZ/N Series Board Setup

#### 2.5.1 RSK+RZN2L

### 2.5.1.1 Boot Mode

The operation mode settings for the RSK+RZN2L board are as follows.

#### Note:

This section shows the settings for running on RAM without external flash memory. For settings to run in other boot modes, please refer to the manual of the RSK boards listed in chapter 1.3.1. For the sample codes available on Renesas web site, please refer to the documentation included with each code and implement the appropriate board settings respectively.




Figure 15: Switch Position of Operation Mode Settings for RSK+RZN2L

Table 5 Operation Mode Switch Settings for RSK+RZN2L

Switch	Setting	Description	
SW4.1	ON	6-bit bus boot mode (NOR flash)	
SW4.2	OFF		
SW4.3	ON		
SW4.4	ON	JTAG Authentication by Hash is disabled.	

#### 2.5.1.2 Debugger Connection

If you use JTAG connection with I-Jet or J-Link,

- 1. Short the jumper pin (J9) for switching the debug connection so that RSK+RZN2L board can use the emulator connected to JTAG connector (J20).
- 2. Connect the Emulator (J-Link or I-jet) to a free USB port on your computer.
- 3. Connect the I-Jet to the RSK+RZN2L board ensuring that it is plugged in to the header "J20".

The figure below is when an I-jet is used as an Emulator.




Figure 16: Jumper Position of JTAG Connection for RSK+RZN2L

If you use J-Link OB on RSK+RZN2L board,

- 1. Open the jumper pin (J9) for switching the debug connection so that RSK+RZN2L can use J-Link OB on the board.
- 2. Connect the micro-USB type-B to J-Link OB USB connector (J10), and then the LED4 is lighted.




Figure 17: J-Link OB Connection Settings for RSK+RZN2L

## 2.5.1.3 Power Supply

Power is supplied using a USB cable (Type-C) or an AC / DC adapter.

- When using a USB cable (Type-C), connect it to the USB connector "CN5" of the RSK+RZN2L board.
- When connecting the AC / DC adapter, connect it to the USB connector "CN6" of the RSK+RZN2L board.




Figure 18: How to Power Supply for RSK+RZN2L

#### 2.5.2 RZ/N2H Evaluation Board

#### 2.5.2.1 Boot Mode

The operation mode settings for the RZ/N2H evaluation board are as follows.

#### Note:

This section shows the settings for running on RAM without external flash memory. For settings to run in other boot modes, please refer to the manual of the evaluation board listed in chapter 1.3.1. For the sample codes available on Renesas web site, please refer to the documentation included with each code and implement the appropriate board settings respectively.



Figure 19: Switch Position of Operation Mode Settings for RZ/N2H Evaluation Board

Table 6 Operation Mode Switch Settings for RZ/N2H Evaluation Board

Switch	Setting	Description	
DSW3.1	ON	xSPI1 boot mode (x1 boot serial flash)	
DSW3.2	OFF		
DSW3.3	ON		
DSW3.4	ON	CPU0 ATCM 0 wait	
DSW3.7	ON	JTAG Authentication by Hash is disabled.	

#### 2.5.2.2 Debugger Connection

If you use JTAG connection with I-Jet or J-Link,

- 1. Short the jumper block (JP40) for switching the debug connection so that RZ/N2H evaluation board can use the emulator connected to JTAG connector (CN24).
- 2. Connect the emulator (J-Link or I-jet) to a free USB port on your computer.
- 3. Connect the emulator to the RZ/N2H evaluation board ensuring that it is plugged in to the header "CN24".




Figure 20: Jumper Position of JTAG connection for RZ/N2H Evaluation Board

If you use J-Link OB on RZ/N2H evaluation board,

- Open the jumper block (JP40) for switching the debug connection so that RZ/N2H evaluation board can use J-Link OB on the board.
- 2. Connect the micro-USB type-B to J-Link OB USB connector (CN26), and then the LED12 is lighted.




Figure 21: J-Link OB Connection Settings for RZ/N2H Evaluation Board

### 2.5.2.3 Power Supply

Power is supplied using a USB cable (Type-C) or an AC / DC adapter.

- When using a USB cable (Type-C), connect it to the USB connector "CN13" of the RZ/N2H evaluation board.
- When connecting the AC / DC adapter, connect it to the USB connector "J1" of the RZ/N2H evaluation board.
- After connecting to the power (J1 or CN13), turn on the POWER\_SW slide switch to start power supply.

#### Note:

Some Renesas boards, such as the Renesas Starter Kit, require a 12-V or 5-V power supply, the supply of this board is 15-V / 3 A. Be careful not to accidentally connect a 12-V or 5-V power supply. When supplying power through J1, use a stabilized power source that is capable of supplying at least 15-V / 3 A.



Figure 22: How to Power Supply for RZ/N2H Evaluation Board

## 3. e<sup>2</sup> studio Setup

### 3.1 What is e<sup>2</sup> studio?

Renesas e<sup>2</sup> studio is a development tool encompassing code development, build, and debug. e<sup>2</sup> studio is based on the open-source Eclipse IDE and the associated C/C++ Development Tooling (CDT).

When developing for RZ/T2, RZ/N2 MPUs, e<sup>2</sup> studio hosts the Renesas Flexible Software Package (FSP). FSP provides a wide range of time saving tools to simplify the selection, configuration, and management of modules and threads, to easily implement complex applications.

### 3.2 e<sup>2</sup> studio Prerequisites

### 3.2.1 Windows PC Requirements

The following are the Windows PC requirements to use e<sup>2</sup> studio:

For Windows 64-bit version

- System: x64 based processor, 2 GHz or faster, CPU has dual cores or more
  - Windows® 11 (64-bit version)
  - Windows® 10 (64-bit version)
- Memory capacity: We recommend 8 GB or more. At least 4 GB.
- Capacity of hard disk: At least 2 GB of free space.
- Display: Graphics resolution should be at least 1024 x 768, and the mode should display at least 65,536 colors.
- Interface: USB 2.0
- Microsoft Visual C++ 2010 SP1 runtime library \*1
- Microsoft Visual C++ 2015-2019 runtime library \*1

## 3.2.2 Installing e<sup>2</sup> studio, Platform Installer and FSP Package

Detailed installation instructions for the e<sup>2</sup> studio and the FSP are available on the Renesas website. Review the release notes for e<sup>2</sup> studio to ensure that the e<sup>2</sup> studio version supports the selected FSP version. The starting version of the installer includes all features of the RZ/T2, RZ/N2 MPUs.

### 3.2.3 Choosing a Toolchain

The following toolchains are required.

Table 7 Toolchain version for each FSP

FSP version	Core	Toolchain	Toolchain version
RZ/T2 FSP v3.1.0	CR52	GNU ARM Embedded Toolchain	13.3.Rel1 (13.3.1.arm-13-24)
	CA55	GNU ARM A-Profile (AArch64 bare-metal)	10.3-2021.07 (10.3.1.20210621)
RZ/N2 FSP v3.1.0	CR52	GNU ARM Embedded Toolchain	13.3.Rel1 (13.3.1.arm-13-24)
	CA55	GNU ARM A-Profile (AArch64 bare-metal)	10.3-2021.07 (10.3.1.20210621)

If the version of the toolchain has not been installed, please download the toolchain from ARM Developer website, and install it.

#### 3.2.4 Licensing

FSP licensing includes full source code, limited to Renesas hardware only.



<sup>\*1.</sup> This software will be installed at the same time as the e<sup>2</sup> studio.

## 4. Tutorial: Your First RZ/T2, RZ/N2 MPU Project - Blinky

## 4.1 Tutorial Blinky

The goal of this tutorial is to quickly get acquainted with the Flexible Platform by moving through the steps of creating a simple application using e<sup>2</sup> studio and running that application on an RZ/T2, RZ/N2 evaluation board. This chapter guides you through creating projects for a single-core processing and a multiprocessing with RAM execution without flash memory. In this chapter, the multiprocessing refers to a process in which CR52 CPU0 core is activated first and second core (CR52 CPU1 or CA55 Core0) operates after CR52 CPU0 core sets up for second core.

### 4.2 What Does Blinky Do?

The application used in this tutorial is Blinky, traditionally the first program run in a new embedded development environment.

Blinky is the "Hello World" of microprocessors. If the LED blinks you know that:

- The toolchain is setup correctly and builds a working executable image for your chip.
- The debugger has installed with working drivers and is properly connected to the board.
- The board is powered up and its jumper and switch settings are probably correct.
- The microprocessor is alive, the clocks are running, and the memory is initialized.

## 4.3 Create a New Project for Blinky

The creation and configuration of an RZ/T and RZ/N C/C++ FSP Project is the first step in the creation of an application. The base RZ/T2 pack and RZ/N2 packs include a pre-written Blinky example application. The procedure from creating a project to running it varies depending on the number of cores used and boot mode. This chapter shows only some of the cases where RAM execution is used. Refer to Table 8 Project Creation Procedure (e² studio) to find out which steps are required for your application.

Table 8 Project Creation Procedure (e<sup>2</sup> studio)

Steps	Single-core processing		Multiprocessing	
	RAM execution	Flash boot mode	RAM execution (Combination of (CR52 CPU0, CPU1) and (CR52 CPU0, CA55 Core0) only)	RAM execution (Other combinations) Flash boot mode
Check tool limitations		Appendix. Too	l Software Limitations	
Erase flash memory(if needed)		Appendix. How	to Erase Flash Memory	
Create a project	4.3 Create a New Project for Blinky	4.3 Create a New Project for Blinky Appendix. How to Debug FSP Project with Flash Boot Mode	4.3 Create a New Project for Blinky	Appendix. How to Create and Debug FSP Projects for Multiprocessing in All Cases for e2 studio
Build the project	4.4.1 Build		4.4.2 Build for Multiprocessing	
Debug the project	4.5.2 Debug Steps		4.7 Debug and Run for Multiprocessing	
Run the project	4.6 Run the	Blinky Project		



#### Note for multiprocessing projects:

In the case of multiprocessing, two projects with different settings must be created. A project that starts first is called the primary project and the secondary project that runs after releasing reset by the primary project is called the secondary project.

The primary project and the secondary project should be created in the same workspace.

The secondary project should be created after the primary project is created in 4.3 section and built the primary project in 4.4 section.

Follow these steps to create an RZ/T2, RZ/N2 MPU project:

1. In  $e^2$  studio, click File > New > Renesas C/C++ Project > Renesas RZ.




Figure 23: New C/C++ Project

- 2. Select either one depending on your RZ/T2, RZ/N2 MPU.
  - RZ/T series: All > Renesas RZ/T C/C++ FSP Project
  - RZ/N series: All > Renesas RZ/N C/C++ FSP Project
- Click Next.




Figure 24: Renesas RZ C/C++ FSP Project

4. Assign a name to this new project. An example of naming is shown below.

Table 9 e<sup>2</sup> studio Newly Created Project Settings (1)

	Single-core processing (CR52 CPU0)	Multiprocessing (CR52 CPU0, CR52 CPU1)		Multiprocessing (CR52 CPU0, CA55 Core0)	
(0		Primary	Secondary	Primary	Secondary
Project name	Blinky	Blinky_primary	Blinky_secondary	Blinky_primary	Blinky_secondary

5. Click **Next**. The Project Configuration window shows your selection.




Figure 25: e<sup>2</sup> studio Project Configuration Window (Part 1)

- 6. Select the board support package by selecting the name of your board from the drop-down list. In this tutorial, please select either one depending on your device and board.
- 7. (Multicore device ONLY) Select the Core from the drop-down list.
- 8. Select toolchains and version, then click Next.
  - If there is NOT the target toolchain, please download the version of the toolchain from ARM Developer website and install it.

Table 10 e<sup>2</sup> studio Newly Created Project Settings (2)

	Single-core processing (CR52 CPU0)	Multiprocessing (CR52 CPU0, CR52 CPU1)		Multiprocessing (CR52 CPU0, CA55 Core0)		
		Primary	Secondary	Primary	Secondary	
Board	RSK+RZXXX (RAM execution without flash memory) or RZXXX Evaluation Board (RAM execution without flash memory)					
Core	CR52_0 or CR52 CPU0	CR52_0 or CR52 CPU0	CR52_1 or CR52 CPU1	CR52 CPU0	CA55 Core0	
IDE Project Type	e <sup>2</sup> studio managed build					
Toolchains	GNU ARM Embedded 13.3.1.arm-13-24  GNU ARM A- Profile (AArch64 bare-metal) and 10.3.1.20210621				Profile (AArch64 bare-metal) and	
Debbuger	J-Link ARM					




Figure 26: e<sup>2</sup> studio Project Configuration Window (Part 2)

9. Select a bundle file. For the secondary project of multiprocessing, select the primary project as Preceding Project. Built the primary project names in the same workspace appear as an option in the drop-down list.

Table 11	e <sup>2</sup> studio Newly	<b>Created Project Settings (3)</b>
----------	-----------------------------	-------------------------------------

	Single-core processing	Multiprocessing (CR52 CPU0, CR52 CPU1)		Multiprocessing (CR52 CPU0, CA55 Core0)	
	(CR52 CPU0)	Primary	Secondary	Primary	Secondary
Preceding Project	None	None	The primary project	None	The primary project

#### Note:

Warnings occur if the FSP version or Board (boot mode) used is different between the primary project and the secondary project. Use the same FSP version and Board (boot mode).

Warnings occur when cores of the primary project and the secondary project are different in multiprocessing, because Toolchain and Toolchain version do not match. Ignore the warning and proceed to the next step.




Figure 27 e<sup>2</sup> studio Project Configuration Window (Part 3)

10. Select the Build artifact and RTOS.




Figure 28: e<sup>2</sup> studio Project Configuration Window (Part 4)

11. Select the **Blinky** template for your board and click **Finish**.




Figure 29: e<sup>2</sup> studio Project Configuration Window (Part 5)

Once the project has been created, the name of the project will show up in the **Project Explorer** window of e<sup>2</sup> studio.

#### Note for the primary project using CR52 CPU0:

If the primary project selects CR52 CPU0 as **Core** and the secondary or later project uses a CA55 core, you need to set "PLL0 is released from standby state" and enable PLL0 in the Clocks tab of FSP Configuration.




Figure 30: Enable PLL0 in the Primary Project using CR52 CPU0

Now click the **Generate Project Content** button in the top right corner of the **Project Configuration** window to generate your board specific files.




Figure 31: e<sup>2</sup> studio Project Configuration Tab

Your new project is now created, configured, and ready to build.

#### 4.3.1 Details about the Blinky Configuration

The Generate Project Content button creates configuration header files, copies source files from templates, and generally configures the project based on the state of the Project Configuration screen.

For example, if you check a box next to a module in the Components tab and click the Generate Project Content button, all the files necessary for the inclusion of that module into the project will be copied or created. If that same check box is then unchecked those files will be deleted.

### 4.3.2 Configuring the Blinky Clocks

By selecting the Blinky template, the clocks are configured by e<sup>2</sup> studio for the Blinky application.

The clock configuration tab (see 6.3.3 Configuring Clocks) shows the Blinky clock configuration. The Blinky clock configuration is stored in the BSP clock configuration file.

## 4.3.3 Configuring the Blinky Pins

By selecting the Blinky template, the GPIO pins used to toggle some of LEDs are configured by e<sup>2</sup> studio for the Blinky application.

The pin configuration tab shows the pin configuration for the Blinky application (see 6.3.4 Configuring Pins). The Blinky pin configuration is stored in the BSP configuration file.

#### 4.3.4 Configuring the Parameters for Blinky Components

The Blinky project automatically selects the following HAL components in the Components tab:

r ioport

To see the configuration parameters for any of the components, check the Properties tab in the HAL window for the respective drivers (see 6.5 Adding and Configuring HAL Drivers).

### 4.3.5 Where is main()?

The main function is located in:

- < RZT2 FSP project >/rzt gen/main.c.
- < RZN2 FSP project >/rzn\_gen/main.c.

It is one of the files that are generated during the project creation stage and only contains a call to hal\_entry(). For more information on generated files, see 6.5 Adding and Configuring HAL Drivers.

## 4.3.6 Blinky Example Code

The blinky application is stored in the hal\_entry.c file. This file is generated by e<sup>2</sup> studio when you select the Blinky Project template and is located in the project's folder < project >/src/ folder.

The application performs the following steps:

- 1. Get the LED information for the selected board by **bsp leds t** structure.
- 2. Initialize output level for LED pin to LOW using R\_BSP\_PinClear((bsp\_io\_region\_t) leds.p\_leds[i][1], (bsp\_io\_port\_pin\_t) leds.p\_leds[i][0]).
- 3. Use **R\_BSP\_PinToggle** ((bsp\_io\_region\_t) leds.p\_leds[i][1], (bsp\_io\_port\_pin\_t) leds.p\_leds[i][0]) to set the output level to the LED pin.
- 4. R BSP SoftwareDelay(delay, bsp delay units) waits for a certain period of time. Then run #3 again.



### 4.4 Build the Blinky Project

Highlight the new project in the Project Explorer window by clicking on it and build it.

When multiprocessing, please refer to Section 4.4.2 Build for Multiprocessing.

#### 4.4.1 Build

There are three ways to build a project:

- 1. Click on **Project** in the menu bar and select **Build Project**.
- 2. Click on the hammer icon.
- 3. Right-click on the project and select **Build Project**.




Figure 32: e<sup>2</sup> studio Project Explorer Window

Once the build is complete a message is displayed in the build Console window that displays the final image file name and section sizes in that image.




Figure 33 : e<sup>2</sup> studio Project Build Console

#### 4.4.2 Build for Multiprocessing

Build the projects for multiprocessing with the following steps.

- 1. Create and build the primary project. (1st build of the primary project)
  Refer to 4.3 Create a New Project for Blinky and 4.4.1 Build.
- 2. Create the secondary project and build it.
- 3. Build the primary project again. (2nd build of the primary project)

### 4.5 Debug the Blinky Project

#### 4.5.1 Debug Prerequisites

To debug the project on a board, you need the following:

- The board to be connected to e<sup>2</sup> studio.
- The debugger to be configured to talk to the board.
- The application to be programmed to the microprocessor.

Applications run from the internal ram of your microprocessor. To run or debug the application, the application must first be programmed to ram by JTAG debugger.

Evaluation board has a JTAG header and requires an external JTAG debugger to the header.

### 4.5.2 Debug Steps

When multiprocessing, please refer to Section 0

Debug and Run for Multiprocessing.

#### Note:

The main chapter of this documentation describes a RAM execution without flash memory project. When debugging a project with flash boot mode, please also refer to Appendix. How to Debug FSP Project with Flash Boot Mode.

To debug the Blinky application, follow these steps. If the step is preceded by (XXX), it is executed only if the condition is met.

(RAM exec): The boot mode used in the project is RAM execution without flash memory.

(CR52): The core used in the project is CR52.

(CA55): The core used in the project is CA55.

Configure the debugger for your project by clicking **Run > Debugger Configurations** ... or by selecting the drop-down menu next to the bug icon and selecting **Debugger Configurations** ...




Figure 34: e<sup>2</sup> studio Debugger Configurations Selection Option




Figure 35 : e<sup>2</sup> studio Debug Icon

Select your debugger configuration in the window. If it is not visible, then it must be created by clicking the New
icon in the top left corner of the window. Once selected, the **Debug Configuration** window displays the **Debug
configuration** for your **Blinky** project.




Figure 36: e2 studio Debugger Configurations Window with Blinky Project

- 3. If you use RAM execution without flash memory boot mode, it needs following configuration.
  - **▶ Debugger** > **Connection Settings** > **Connection** 
    - (RAM exec) Set No to Reset after download to avoid resetting MPU after program download
    - ➤ (CR52 CPU0) Set **Yes** to **Set CPSR(5bit) after download** to set the CPSR register value of CR52 general register before running the application.
    - > (CR52 CPU1) Set Yes to Prevent Releasing the Reset of the CM3 Core for debugging.

Table 12 e<sup>2</sup> studio Newly Created Project Debug Settings (1)

	Single-core processing (CR52 CPU0)	Multiprocessing (CR52 CPU0, CR52 CPU1)		Multiprocessing (CR52 CPU0, CA55 Core0)	
		Primary	Secondary	Primary	Secondary
Reset after download	No (default)				
Set CPSR(5bit) after download	Yes	Yes	No (default)	Yes	No (default)
Prevent Releasing the Reset of the CM3 Core	No (default)	No (default)	Yes	No (default)	No (default)




Figure 37: e<sup>2</sup> studio Debugger Configurations Window with Blinky Project (CR52 CPU0)

4. (CA55) Check and modify the target device and GDB common settings of the CA55 core project to connect to debugging.

Table 13 e<sup>2</sup> studio Newly Created Project Debug Settings (2)

	Single-core processing (CR52 CPU0)	Multiprocessing (CR52 CPU0, CR52 CPU1)		Multiprocessing (CR52 CPU0, CA55 Core0)	
		Primary	Secondary	Primary	Secondary
Debugger > Target Device	(default)	(default)	(default)	(default)	target device
Debugger > GDB settings > GDB > GDB Command	(default)	(default)	(default)	(default)	aarch64-elf- gdb




Figure 38: e<sup>2</sup> studio Debugger Configurations Window with Blinky Project (CA55)

- 5. (RZ/T2H CR52 CPU1 and RZ/N2H CR52 CPU1) Set the script file for TCM initialization.
  - **▶** Debugger > Connection Settings > J-Link
    - > Script File: \${workspace\_loc:/\${ProjName}}/script/initialization\_TCM.JLinkScript




Figure 39 e<sup>2</sup> studio Debugger Configurations Window with Blinky Project (RZ/T2H CR52 CPU1 and RZ/N2H CR52 CPU1)

6. Click **Debug** to begin debugging the application.




Figure 40: Start Debugging

### 4.5.3 Details about the Debug Process

In debug mode, e<sup>2</sup> studio executes the following tasks:

- 1. Downloading the application image to the microprocessor and programming the image to the internal memory.
- 2. Setting a breakpoint at main().
- 3. Setting the stack pointer register to the stack.
- 4. Loading the program counter register with the address of the system init().
- 5. Displaying the startup code where the program counter points to.

Figure 41: e<sup>2</sup> studio Debugger Memory Window

# 4.6 Run the Blinky Project

While in Debug mode, click **Run** > **Resume** or click on the **Play** icon twice.



Figure 42 : e<sup>2</sup> studio Debugger Play Icon

The following LEDs on the board should now be blinking.

- RZ/T series
  - ➤ RSK+RZ/T2M: LED0-1 (CPU0), LED2-3 (CPU1)
  - > RSK+RZ/T2L: LED0-6 (including LEDx ESC xxx)
  - ➤ RSK+RZ/T2ME: LED0-1 (CPU0), LED2-3 (CPU1)
  - RZ/T2H Evaluation Board: LED0 (CR52 CPU0), LED1 (CR52 CPU1), LED2 (CA55 Core0)
- RZ/N series
  - ➤ RSK+RZ/N2L: LED0-3
  - RZ/N2H Evaluation Board: LED3 (CR52 CPU0), LED4 (CR52 CPU1), LED8 (CA55 Core0)

To suspend program execution, click Run > Suspend or click on the Pause icon.



Figure 43: e<sup>2</sup> studio Debugger Pause Icon

To exit Debug mode and disconnect from the debugger, click Run > Terminate or click on the Stop icon.




Figure 44 : e<sup>2</sup> studio Debugger Stop Icon

#### 4.7 **Debug and Run for Multiprocessing**

To debug the Blinky application, follow these steps:

- Connect the debugger with the primary project using the procedure in 4.5.2 Debug Steps.
- The primary project stays connected, connect the debugger with the secondary project using the procedure in 4.5.2 Debug Steps.
- When the following dialog box is shown, please click **No** to start debugging.




Figure 45 Warning Window of Starting Debug Session

When Figure 46 is shown, please click **Yes** to proceed the launch.






Figure 46 Warning Window of Device Name

- 5. Run the primary project with procedure 4.6 Run the Blinky Project to copy the binaries of the secondary and subsequent projects to the internal RAM in the primary project. After the primary project reaches **hal\_entry** in **main.c**, other cores are executed. If the LEDs are blinking, proceed to the next step.
- 6. Run the secondary project with procedure 4.6 Run the Blinky Project.
- 7. When exiting Debug mode and disconnecting from the debugger, terminate both projects, the primary and the secondary.



**Figure 47 During Program Execution** 



**Figure 48 Terminated Program** 

# 4.8 Import the Project

The project created, built, and debugged in chapters 4.3 through 4.7 can be imported and run in other workspaces.

### Note:

Apply the same version of FSP package used for the project to the other workspace.

To import the projects, follow these steps:

Click File > Import.




Figure 49 e<sup>2</sup> studio Import

2. Click General > Existing Projects into Workspace.




Figure 50 e<sup>2</sup> studio Select Import Type

- 3. **Select root directory** or **Select archive file** where the project you would like to import into the other workspace resides.
- 4. Select projects to import in **Projects.** When using **Select root directory**, it is recommended to set **Copy projects into workspace** in **Options** to avoid updating the same project from multiple workspaces.




Figure 51 e<sup>2</sup> studio Select Root Directory to Import Project




Figure 52 e<sup>2</sup> studio Select Archive File to Import Project

5. The projects have been imported into the other workspace.




Figure 53 e<sup>2</sup> studio New Workspace

#### Note:

The imported project must be clicked the Generate Project Content button and built before debugging.

#### 5. FSP SC User Guide

### 5.1 What is FSP SC?

The Renesas FSP Smart Configurator (FSP SC) is a desktop application designed to configure device hardware such as clock set up and pin assignment as well as initialization of FSP software components when using a 3<sup>rd</sup>-party IDE and toolchain.

For creating RZ/T2 and RZ/N2 project, the FSP SC can currently be used with

• IAR EWARM with IAR toolchain for Arm

Projects can be configured, and the project content generated in the same way as in e<sup>2</sup> studio. Please refer to 5.2 Configuring a Project section for more details.

# 5.2 Tutorial Blinky

The goal of this tutorial is to quickly get acquainted with the Flexible Platform by moving through the steps of creating a simple application using FSP SC and 3<sup>rd</sup>-party IDE and running that application on an RZ/T2, RZ/N2 MPU board. This chapter guides you through creating projects for a single-core processing and a multiprocessing with RAM execution without flash memory. In this chapter, the multiprocessing refers to a process in which CR52 CPU0 core is activated first and second core(CR52 CPU1 or CA55 Core0) operates after CR52 CPU0 core sets up for second core.

The application used in this tutorial is Blinky, traditionally the first program run in a new embedded development environment.

Blinky is the "Hello World" of microprocessors. If the LED blinks you know that:

- The toolchain is setup correctly and builds a working executable image for your chip.
- The debugger has installed with working drivers and is properly connected to the board.
- The board is powered up and its jumper and switch settings are probably correct.
- The microprocessor is alive, the clocks are running, and the memory is initialized.



# 5.3 Using FSP SC with IAR EWARM

IAR EWARM includes support for Renesas RZ/T2, RZ/N2 devices. These can be set up as bare metal designs within IAR EWARM. However, most RZ/T2, RZ/N2 developers will want to integrate RZ/T2, RZ/N2 FSP drivers and middleware into their designs. SC will facilitate this.

FSP SC generates a "Project Connection" file that can be loaded directly into IAR EWARM to update project files.

### 5.3.1 Prerequisites

- IAR EWARM installed and licensed.
  - Please refer to IAR systems website regarding IAR EWARM.
- FSP SC and FSP Pack installed.
  - ▶ Please refer to Renesas website regarding to FSP SC and FSP Pack.

#### **Note for RZ/T2ME:**

If you use the IAR EWARM 9.60.1 or 9.60.2 to debug RZ/T2ME FSP project, please apply the following patch file.

- EWARM Patch for RZT2ME (EWARM Patch for RZT2ME rev1.0.zip)
  - This patch file is available in <a href="http://www.renesas.com/rzt2me">http://www.renesas.com/rzt2me</a>.

Regarding how to apply the patch, please read the readme file in patch file.

#### Note for RZ/T2H and RZ/N2H:

If you use the IAR EWARM to debug RZ/T2H and RZ/N2H FSP project, please apply the following patch file.

- EWARM\_Patch\_for\_RZT2H\_RZN2H (EWARM\_Patch\_for\_RZT2H\_RZN2H\_rev1.0.zip)
  - This patch file is available in <a href="http://www.renesas.com/rzt2h">http://www.renesas.com/rzn2h</a>.

Regarding how to apply the patch, please read the readme file in patch file.



### 5.3.2 Create a New Project

The following steps are required to create a project using IAR EWARM, FSP SC and FSP. The procedure from creating a project to running it varies depending on the number of cores used and boot mode. This chapter shows only some of the cases where RAM execution is used. Refer to Table 14 Project Creation Procedure (IAR EWARM, FSP SC) to find out which steps are required for your application.

Table 14 Project Creation Procedure (IAR EWARM, FSP SC)

Step	Single-core processing		Multiprocessing		
	RAM execution	Flash boot mode	RAM execution (Combination of (CR52 CPU0, CPU1) and (CR52 CPU0, CA55 Core0) only)	RAM execution (Other combinations) Flash boot mode	
Check tool limitations	Appendix. Tool Software Limitations				
Erase flash memory(if needed)	Appendix. How to Erase Flash Memory				
Create a project	5.3.2 Create a New Project	5.3.2 Create a New Project Appendix. How to Debug FSP Project with Flash Boot Mode	5.3.2 Create a New Project	Appendix. How to Create and Debug FSP Projects for Multiprocessing in All Cases for IAR EWARM	
Build the project	5.3.3.1 Build		5.3.3.2 Build for Multiprocessing		
Debug the project  Run the project	5.3.4 Download & Debug the Project		5.3.5 Debug for Multiprocessing		

# Note for multiprocessing projects:

In the case of multiprocessing, two projects with different settings must be created. A project that starts first is called the primary project and the second project that runs after releasing reset by the primary project is called the secondary project.

The primary project and the secondary project should be created in the same workspace.

The secondary project should be created after the primary project is created in 5.3.2 section and done 1<sup>st</sup> build of the primary project in 5.3.3 section.

### 1. Start the FSP SC.

- FSP SC is installed in the following path as default.
  - For RZ/T series, it is installed in C:\Renesas\rzt\sc\_vYYYY-MM\_fsp\_vX.X.X\eclipse\rasc.exe
  - For RZ/N series, it is installed in C:\Renesas\rzn\sc\_vYYYY-MM\_fsp\_vX.X.X\eclipse\rasc.exe

### 2. Select the File > New > FSP Project...

• This step may be unnecessary depending on old FSP SC version.




Figure 54: FSP SC New Project

3. Enter a project folder and project name. An example of naming is shown below.

Table 15 FSP SC Newly Created Project Settings (1)

	Single-core processing (CR52 CPU0)	Multiprocessing (CR52 CPU0, CR52 CPU1)		Multiprocessing (CR52 CPU0, CA55 Core0)	
		Primary	Secondary	Primary	Secondary
Project name	Blinky	Blinky_primary	Blinky_secondary	Blinky_primary	Blinky_secondary




Figure 55: FSP SC Project Settings

- 4. Select the **FSP** version.
- 5. Select the **Board** for your application.
  - You can select an existing RZ/T2, RZ/N2 MPU Evaluation Board or select Custom User Board for any of the RZ/T2, RZ/N2 MPU devices with your own BSP definition.
  - Here, select either of following boards to create a FSP project for Evaluation board.
- 6. (Multicore device ONLY) Select the Core from the drop-down list.
- 7. Select **IDE Project Type**.
  - As the Toolchain, IAR Toolchain for ARM is preselected.
- 8. Click Next.

**Table 16 FSP SC Newly Created Project Settings (2)** 

	Single-core processing (CR52 CPU0)	Multiprocessing (CR52 CPU0, CR52 CPU1)		Multiprocessing (CR52 CPU0, CA55 Core0)		
		Primary	Secondary	Primary	Secondary	
Board	RSK+RZXXX (RAM execution without flash memory) or RZXXX Evaluation Board (RAM execution without flash memory)					
Core	CR52_0 or CR52 CPU0	CR52_0 or CR52 CPU0	CR52_1 or CR52 CPU1	CR52 CPU0	CA55 Core0	
IDE Project Type	IAR EWARM [v9.60+]					




Figure 56: Target Device and IDE Selections

9. Select a bundle file. For the secondary project of multiprocessing, select the file of primary project. The file is generated in the Debug/Exe directory of the project after building the project.

	Single-core processing (CR52 CPU0)	Multiprocessing (CR52 CPU0, CR52 CPU1)		Multiprocessing (CR52 CPU0, CA55 Core0)	
		Primary	Secondary	Primary	Secondary
Use Smart Bundle	Uncheck	Uncheck	-	Uncheck	Check
Smart Bundle	-	-	.sbd file of the primary project	-	.sbd file of the primary project

### Note:

Warnings occur if the FSP version or Board (boot mode) used is different between the primary project and the secondary project. Use the FSP same version and Board (boot mode).






Figure 57 Bundle File Selection

- 10. Select RTOS.
  - Here, select No RTOS for proceeding the following tutorial.
- 11. Click Next.



**Figure 58: RTOS Selection** 

- 12. Select a **project template** from the list of available templates.
  - By default, this screen shows the templates that are included in your current RZ/T MPU Pack.
  - Here, select Bare Metal Blinky for proceeding the following tutorial.
    - If you want to develop your own application, select the basic template for your board, Bare Metal Minimal.
- 13. Click Finish.



**Figure 59: Template Selection** 

- 14. **Configure** the FSP configuration by referring to Chapter 6.3 "Configuring a Project".
  - Here, skips this configuration step for proceeding the following tutorial.

### Note for the primary project using CR52 CPU0:

If the primary project selects CR52 CPU0 as **Core** and the secondary or later project uses a CA55 core, you need to set "PLL0 is released from standby state" and enable PLL0 in the Clocks tab of FSP Configuration.




Figure 60: Enable PLL0 in the Primary Project using CR52 CPU0

15. On completion of the FSP configuration, click Generate Project Content.



Figure 61: FSP Project Configuration and Generation

A new IAR EWARM project file will be generated in the project path.

16. Double click IAR EWARM Workspace file (.eww) to open IAR EWARM with workspace.



Figure 62: FSP Project Workspace

# 5.3.2.1 NOTE: Configure IAR EWARM Project [RZ/T2H and RZ/N2H]

1. Change the device tag name of buildinfo.ipcf in the project and save it.

Table 18 FSP SC Newly Created Project Debug Settings

Device name	Single-core processing	Multiprocessing (CR52 CPU0, CR52 CPU1)		Multiprocessing (CR52 CPU0, CA55 Core0)	
	(CR52 CPU0)	Primary	Secondary	Primary	Secondary
RZ/T2H	R9A09G077	R9A09G077M44	R9A09G077M44_	R9A09G077M44	R9A09G077M44
	M44_R52_0	_ R52_0	R52_1	_ R52_0	_A55
RZ/N2H	R9A09G087	R9A09G087M44	R9A09G087M44_	R9A09G087M44	R9A09G087M44
	M44_R52_0	_ R52_0	R52_1	_ R52_0	_A55




Figure 63: IAR EWARM Project File (CR52)




Figure 64: IAR EWARM Project File (CA55)

2. Click on **Project** and then click on **Option...** to open project option window.

- 3. Select **General Options** category and **Target** tab.
- 4. Confirm that the name changed in step 1 appears in the device of Processor variant.




Figure 65: Project Options – Device (CR52 CPU0)




Figure 66: Project Options - Device (CA55)

#### Note:

If any of the following applies, the contents of buildinfo.ipcf will be overwritten and the device name reverts to its pre-modified name.

- A project is built for the first time after creating the project.
- A project is re-opened in IAR EWARM after changing the FSP configuration of it and clicking "Generate Project Content" in FSP SC.

This will result in an error message, but the setting of project options in step 4 is maintained and do not need to be modified again in buildinfo.ipcf. Please build the project as is.




Figure 67: Error Message after Configuration Change

### 5.3.3 Build the Project

When multiprocessing, please refer to Section 5.3.3.2 Build for Multiprocessing.

#### 5.3.3.1 Build

- Single-core processing Click on **Project** -> **Make** from menu bar or **Make** button on tool bar to build.
- Multiprocessing

Build both the primary and secondary projects.

Click on **Project** -> **Rebuild All** from menu bar.




Figure 68: Make Button



Figure 69: Build Message Console

Once the build is completed, the build message is displayed in the Build Console window that displays compilation target files and the number of error/warnings.

### 5.3.3.2 Build for Multiprocessing

For multiprocessing, note the build order and build settings. If the step is preceded by (XXX), it is executed only if the condition is met.

(CR52): The core used in the project is CR52.

(CA55): The core used in the project is CA55.

- 1. Create and build the primary project. (1st build of the primary project) Set the following before building:
  - i. Click **Project > Options...**.




Figure 70 IAR EWARM Project Options

ii. Click **Debugger** > **Setup** and uncheck "Run to".




Figure 71 IAR EWARM Project Options for the Primary Project (Run to)

iii. (CA55) Click **I-jet** > **Interface**, select **From file** in **Probe config** and select core in **CPU** of **Probe Configuration file**.




Figure 72 IAR EWARM Project Options for the Primary Project (I-jet Interface)

iv. (CA55) Select **General Options** > **64-bit** and select **LP64** of **Data model**.




Figure 73: Project Options - Data Model

v. Proceed to 5.3.3.1 Build.

- 2. Create the secondary project. Change the project options setting and build it.
  - i. Click **Project > Options...**.
  - ii. Click **Debugger** > **Setup** and uncheck "**Run to**".
  - iii. (RZ/T2H CR52 CPU1 and RZ/N2H CR52 CPU1) Click **Debugger** > **Setup**, check **Use macro file(s)** and add "\$PROJ\_DIR\$\script\initialization\_TCM.mac".




Figure 74 IAR EWARM Project Options for the Secondary Project (Setup Macros)

iv. Click **Debugger** > **Extra Options** and add "--macro\_param cpu1\_enable=1" to **Command line options:** (one per line).




Figure 75 IAR EWARM Project Options for the Secondary Project (Debugger Extra Options)

v. Click I-jet > Setup and select Software as Reset.




Figure 76 IAR EWARM Project Options for the Secondary Project (Reset)

- vi. (CA55) Click **I-jet** > **Interface**, select **From file** in **Probe config** and select core in **CPU** of **Probe Configuration file**.
- vii. (CA55) Select General Options > 64-bit and select LP64 of Data model.
- viii. Proceed to 5.3.3.1 Build.
- ix. Close the secondary project.
- 3. Build the primary project. (2nd build of the primary project) No setting is required, proceed to 5.3.3.1 Build.

# 5.3.4 Download & Debug the Project

When multiprocessing, please refer to Section.5.3.5 Debug for Multiprocessing

#### Note:

The main chapter of this documentation describes a RAM execution without flash memory project. When debugging a project with flash boot mode, please also refer to Appendix. How to Debug FSP Project with Flash Boot Mode.

Click on **Project** -> **Download and debug** from menu bar or **Download and Debug** button on tool bar to download and debug.




Figure 77: Download and Debug Button

Once the download is completed and the debug is started, the program breaks at the beginning of main in main.c.




Figure 78: Starting Debug

Click on **Debug->Go** from menu bar or **Go** button on tool bar to run this program.




Figure 79: Go Button

The blinky application is stored in the hal\_entry.c file. This file is generated by FSP SC when you select the Blinky Project template and is located in the project's src/ folder. In IAR EWARM workspace view, the hal\_entry.c is registered Flex Software > Program Entry.

The application performs the following steps:

- 1. Get the LED information for the selected board by **bsp\_leds\_t** structure.
- 2. Initialize output level for LED pin to LOW using R\_BSP\_PinClear((bsp\_io\_region\_t) leds.p\_leds[i][1], (bsp\_io\_port\_pin\_t) leds.p\_leds[i][0]).
- 3. Use **R\_BSP\_PinToggle** ((bsp\_io\_region\_t) leds.p\_leds[i][1], (bsp\_io\_port\_pin\_t) leds.p\_leds[i][0]) to set the output level to the LED pin.
- 4. R\_BSP\_SoftwareDelay(delay, bsp\_delay\_units) waits for a certain period of time. Then run #3 again.

On debugging on IAR EWARM, the break point can be set by click the left space next to line number.




Figure 80: hal entry.c and Setting Breakpoint

By using the break point and the **Debug** menu or **Debug** tool bar, you can check the behavior of the Blinky application step by step.




Figure 81: Debug Menu

When clinking Go button, the following LEDs on the board should now be blinking.

- RZ/T series
  - ➤ RSK+RZ/T2M: LED0-1 (CPU0), LED2-3 (CPU1)
  - ➤ RSK+RZ/T2L: LED0-6 (including LEDx ESC xxx)
  - ➤ RSK+RZ/T2ME: LED0-1 (CPU0), LED2-3 (CPU1)
  - RZ/T2H Evaluation Board: LED0 (CR52 CPU0), LED1 (CR52 CPU1), LED2 (CA55 Core0)
- RZ/N series
  - ➤ RSK+RZ/N2L: LED0-3
  - > RZ/N2H Evaluation Board: LED3 (CR52 CPU0), LED4 (CR52 CPU1), LED8 (CA55 Core0)

To suspend program execution, click **Debug > Break** or click on the **Pause** icon.



Figure 82 IAR EWARM Debugger Pause Icon

To exit Debug and disconnect from the debugger, click **Debug > Stop Debugging** or click on the **Stop** icon.



Figure 83 IAR EWARM Debugger Stop Icon

### 5.3.5 Debug for Multiprocessing

To debug the Blinky application of multiprocessing, follow these steps:

- 1. Open the primary project and close the secondary project on IAR EWARM.
- 2. Set the following in the primary project before debugging:
  - i. Click Project > Options....
  - ii. Click **Debugger** > **Multicore** and check the setting value of **Symmetric multicore** and set the following contents in **Asymmetric multicore**.
    - Symmetric multicore
      - Number of cores: 1
    - Asymmetric multicore
      - Simple
        - ♦ Partner workspace: \$PROJ\_DIR\$\..\[the secondary project name]\[the secondary project name].eww
        - ♦ Partner project: [the secondary project name]
        - ♦ Partner configuration: Debug




Figure 84 IAR EWARM Project Options for the Primary Project (Multicore)

iii. Click **OK** and close Options window.

- 3. Download of the primary project with procedure 5.3.4 Download & Debug the Project as shown in Figure 77.
- 4. The secondary project is automatically launched. Once the download is completed and the debug is started, the program breaks at the beginning of **system init** in **startup core.c**.
- 5. Run the program of primary project as shown in Figure 79 to copy the binaries of the secondary and subsequent projects to the internal RAM in the primary project. After the primary project reaches **hal\_entry** in **main.c**, another core is executed. If the LEDs are blinking, proceed to the next step.
- 6. The primary project in operation, run the program of secondary project.
- 7. When exiting Debug and disconnect from the debugger, if debugging is stopped in one of the projects, either the primary or the secondary, the other will automatically stop as well.

When changing the project and debugging it again, refer No. 13 in the Appendix. How to Create and Debug FSP Projects for Multiprocessing in All Cases for IAR EWARM.

# 5.4 Re-configuring Project with FSP SC

For proceeding the tutorial with Blinky project, the FSP configuration steps of the Blinky project was skipped in this chapter. The FSP SC can be launched from IAR EWARM or command prompt, and the FSP project configuration can be re-configured by FSP SC.

There are two ways to launch FSP SC with an existing project.

#### 5.4.1 Launch FSP SC from IAR EWARM

- 1. Select "Tools -> Configure Tools..."
- 2. Select "New" and fill in the fields as follows:
  - Menu Text FSP Smart ConfiguratorCommand \$RASC\_EXE\_PATH\$
  - Argument --compiler IAR configuration.xml
  - Initial Directory \$PROJ\_DIR\$




Figure 85: Settings to Launch FSP SC from IAR EWARM

### 5.4.2 Launch from the Command Prompt

- 1. Open command prompt window.
- 2. Move to the folder where the created project is located.
- 3. Execute the following command.
  - {FSP SC installation folder} \ eclipse \ rasc.exe -compiler IAR configuration.xml

# 5.5 Note when debugging in different workspaces

The project created, built, and debugged in chapters 5.3.2 through 5.3.5 can be run in other workspaces. When debugging in the other workspace, please note the following two points:

- Apply the same version of FSP package used for the project to the FSP SC.
- The project must be clicked the **Generate Project Content** button and built before debugging.

# 6. FSP Configuration Users Guide

# 6.1 What is a Project?

In e<sup>2</sup> studio, all FSP applications are organized in RZ/T2, RZ/N2 MPU projects. Setting up an RZ/T2, RZ/N2 MPU project involves:

- 1. Create a Project
- 2. Configuring a Project

These steps are described in detail in the next two sections. When you have existing projects already, after you launch  $e^2$  studio and select a workspace, all projects previously saved in the selected workspace are loaded and displayed in the **Project Explorer** window. Each project has an associated configuration file named configuration.xml, which is located in the project's root directory.




Figure 86: e<sup>2</sup> studio Project Configuration File

Double-click on the configuration.xml file to open the RZ/T2, RZ/N2 MPU Project Editor. To edit the project configuration, make sure that the **FSP Configuration** perspective is selected in the upper right-hand corner of the e<sup>2</sup> studio window. Once selected, you can use the editor to view or modify the configuration settings associated with this project.



Figure 87: e<sup>2</sup> studio FSP Configuration Perspective

#### Note:

Whenever the RZ/T2, RZ/N2 project configuration (that is, the configuration.xml file) is saved after configuring the project, a verbose RZ/T2, RZ/N2 Project Report file (rzt\_cfg.txt, or rzn\_cfg.txt) with all the project settings is generated. The format allows differences to be easily viewed using a text comparison tool. The generated file is located in the project root directory.




Figure 88: RZ/T2, RZ/N2 Project Report

The RZ/T2, RZ/N2 Project Editor has several tabs. The configuration steps and options for individual tabs are discussed in the following sections.

#### Note:

The tabs available in the RZ/T2, RZ/N2 Project Editor depend on the e<sup>2</sup> studio version and the layout may vary slightly, however the functionality should be easy to follow.




Figure 89: RZ/T2, RZ/N2 Project Editor Tabs

# 6.2 Create a Project

# 6.2.1 Creating a New Project

For RZ/T2, RZ/N2 MPU applications, generate a new project using the following steps:

1. Click on File > New > Renesas C/C++ Project > Renesas RZ.




Figure 90: New RZ/T2, RZ/N2 MPU Project

2. Then click on the Renesas RZ/N C/C++ FSP Project or Renesas RZ/T C/C++ FSP Project template for the type of project you are creating.




Figure 91: New Project Templates

- 3. Select a project name and location.
- 4. Click Next.




Figure 92: RZ/T2, RZ/N2 MPU Project Generator (Part 1)

## 6.2.2 Selecting a Board and Toolchain

In the Project Configuration window select the hardware and software environment:

- 1. Select the **FSP version**.
- 2. Select the **Board** and **Device** for your application.

#### Note:

You can select an existing RZ/T2, RZ/N2 MPU Evaluation Kit (Such as RSK) or can select **Custom User Board** for any of the RZ/T2, RZ/N2 MPU devices with your own BSP definition.

When you use the RZ/T2, RZ/N2 MPU Evaluation Kit,

- First, please set the **Board** to the Evaluation Kit and the boot mode which you use.
- In this case, please don't change the **Device** which is automatically set to the device which RSK board uses.

When you use Custom User Board,

- First, please set the **Device** to your device on your board.
- Second, please set the Board to Custom User Board with the boot mode which you use.

- 3. Select the **Core**. You could select if you selected multicore device for **Device**.
- 4. Select the Toolchains.
- 5. Select the **Toolchain version**.
- 6. Select the **Debugger**. The J-Link Arm Debugger is preselected.
- 7. Click Next.




Figure 93: RZ/T2, RZ/N2 MPU Project Generator (Part 2)

If CR52 CPU0 is not selected for the secondary project of multiprocessing in procedure 3, you need to select the preceding project. To select the preceding project when creating the secondary project for multiprocessing, it is required to prepare CR52 CPU0 as the primary project before the secondary project creation.




Figure 94 RZ/T2, RZ/N2 MPU Project Generator (Part 3)

#### 6.2.3 Selecting a Project Template

In the next window, select the build artifact and RTOS.




Figure 95: RZ/T2, RZ/N2 MPU Project Generator (Part 4)

In the next window, select a project template from the list of available templates. By default, this screen shows the templates that are included in your current RZ/T2, RZ/N2 MPU Pack. Once you have selected the appropriate template, click **Finish**.

#### Note:

If you want to develop your own application, select the basic template for your board, Bare Metal – Minimal.




Figure 96: RZ/T2, RZ/N2 MPU Project Generator (Part 5)

When the project is created, e<sup>2</sup> studio displays a summary of the current project configuration in the RZ/T2, RZ/N2 MPU Project Editor.



Figure 97: RZ/T2, RZ/N2 MPU Project Editor and Available Editor Tabs

On the bottom of the RZ/T2, RZ/N2 MPU Project Editor view, you can find the tabs for configuring multiple aspects of your project:

- With the Summary tab, you can see all they key characteristics of the project: board, device, toolchain, and more.
- With the BSP tab, you can change board specific parameters from the initial project selection.
- With the Clocks tab, you can configure the MPU clock settings for your project.
- With the **Pins** tab, you can configure the electrical characteristics and functions of each port pin.
- With the **Interrupts** tab, you can add new user events/interrupts.
- With the **Event Links** tab, you can configure events used by the Event Link Controller.
- With the **Stacks** tab, you can add and configure FSP modules. For each module selected in this tab, the **Properties** window provides access to the configuration parameters, interrupt selections.
- The **Components** tab provides an overview of the selected modules. Although you can also add drivers for specific FSP releases and application sample code here, this tab is normally only used for reference.

### 6.2.4 Duplication of Resources

In the case of creating a project with a core other than CR52 CPU0 on a multicore device, duplicate resources will be grayed out or hidden in each tab of Configuration. For more details, see Configuration section of Flexible Software Package Documentation (RZT, RZN) API Reference > BSP > MCU Board Support Package page.

# 6.3 Configuring a Project

Each of the configurable elements in an FSP project can be edited using the appropriate tab in the RZ/T2, RZ/N2 Configuration editor window. Importantly, the initial configuration of the MPU after reset and before any user code is executed is set by the configuration settings in the **BSP** tab. When you select a project template during project creation, e<sup>2</sup> studio configures default values that are appropriate for the associated board. You can change those default values as needed. The following sections detail the process of configuring each of the project elements for each of the associated tabs.

## 6.3.1 Summary Tab




Figure 98: Configuration Summary Tab

The **Summary** tab, seen in the above figure, identifies all the key elements and components of a project. It shows the target board, the device, toolchain and FSP version. Additionally, it provides a list of all the selected software components and modules used by the project. This is a more convenient summary view when compared to the **Components** tab.

#### 6.3.2 Configuring the BSP

The **BSP** tab shows the currently selected board (if any) and device. The Properties view is located in the lower left of the Project Configurations view as shown below.

#### Note:

If the Properties view is not visible, click Window > Show View > Properties in the top menu bar.




Figure 99: Configuration BSP Tab

The **Properties** view shows the configurable options available for the BSP. These can be changed as required. The BSP is the FSP layer above the MPU hardware. e<sup>2</sup> studio checks the entry fields to flag invalid entries. For example, only valid numeric values can be entered for the stack size.

When you click the Generate Project Content button, the BSP configuration contents are written to:

- rzt\_cfg/fsp\_cfg/bsp/bsp\_cfg.h, or
- rzn\_cfg/fsp\_cfg/bsp/bsp\_cfg.h

This file is created if it does not already exist.

#### Warning:

Do not edit this file as it is overwritten whenever the Generate Project Content button is clicked.

#### 6.3.3 Configuring Clocks

The Clocks tab presents a graphical view of the MPU's clock tree, allowing the various clock dividers and sources to be modified.




Figure 100: Configuration Clocks Tab

When you click the Generate Project Content button, the clock configuration contents are written to:

- rzt\_gen/bsp\_clock\_cfg.h, or
- rzn gen/bsp clock cfg.h

This file will be created if it does not already exist.

## Warning:

Do not edit this file as it is overwritten whenever the Generate Project Content button is clicked.

#### 6.3.4 Configuring Pins

The **Pins** tab provides flexible configuration of the MPU's pins. As many pins are able to provide multiple functions, they can be configured on a peripheral basis. For example, selecting a serial channel via the SCI peripheral offers multiple options for the location of the receive and transmit pins for that module and channel. Once a pin is configured, it is shown as green in the **Package** view.

#### Note:

If the **Package** view window is not open in e<sup>2</sup> studio, select **Window > Show View > Pin Configurator > Package** from the top menu bar to open it.

The **Pins** tab simplifies the configuration of large packages with highly multiplexed pins by highlighting errors and presenting the options for each pin or for each peripheral. If you selected a project template for a specific board such as RSK+RZT2M, some peripherals connected on the board are preselected.




Figure 101: Pin Configuration

The pin configurator includes a built-in conflict checker, so if the same pin is allocated to another peripheral or I/O function the pin will be shown as red in the package view and also with white cross in a red square in the **Pin Selection** pane and **Pin Configuration** pane in the main **Pins** tab. The **Pin Conflicts** view provides a list of conflicts, so conflicts can be quickly identified and fixed.

In the example shown below, port P162 is already used by the GPIO, and the attempt to connect this port to the Serial Communications Interface (SCI) results in a dangling connection error. To fix this error, select another port from the pin drop-down list or disable the GPIO in the **Pin Selection** pane on the left side of the tab.




Figure 102: Conflict Checker in Pin Configuration

The pin configurator also shows a package view and the selected electrical or functional characteristics of each pin.




Figure 103: Pin Configurator Package View

When you click the Generate Project Content button, the pin configuration contents are written to:

- rzt\_gen\bsp\_pin\_cfg.h, or
- rzn gen\bsp pin cfg.h

This file will be created if it does not already exist.

#### Warning:

Do not edit this file as it is overwritten whenever the Generate Project Content button is clicked.

## 6.4 Configuring Interrupts from the Stacks Tab

You can use the **Properties** view in the **Stacks** tab to enable interrupts by setting the interrupt priority. Select the driver in the **Stacks** pane to view and edit its properties.




Figure 104: Configuring Interrupts in the Stacks Tab

#### 6.4.1 Creating Interrupts from the Interrupts Tab

On the Interrupts tab, the interrupt of the driver selected in the Stacks tab is registered.




Figure 105: Configuring Interrupt in Interrupt Tab

And the user can add a peripheral interrupt created by the user's own. This can be done by adding a new event via the **New User Event** button.

# 6.4.2 Viewing Event Links

The Event Links tab can be used to view the Event Link Controller events. The events are sorted by peripheral to make it easy to find and verify them.




Figure 106: Viewing Event Links

Like the Interrupts tab, user-defined event sources and destinations (producers and consumers) can be defined by clicking the relevant **New User Event** button. Once a consumer is linked to a producer the link will appear in the **Allocations** section at the bottom.

#### Note:

When selecting an ELC event to receive for a module (or when manually defining an event link), only the events that are made available by the modules configured in the project will be shown.

## 6.5 Adding and Configuring HAL Drivers

For applications that run outside or without the RTOS, you can add additional HAL drivers to your application using the HAL/Common thread. To add drivers, follow these steps:

- 1. Click on the HAL/Common icon in the **Stacks** pane. The Modules pane changes to **HAL/Common Stacks**.
- 2. Click New Stack to see a drop-down list of HAL level drivers available in the FSP.
- 3. Select a driver from the menu New Stack > Driver.




Figure 107: e2 studio Project Configurator - Adding Drivers

4. Select the driver module in the **HAL/Common Modules** pane and configure the driver properties in the **Properties** view.

e<sup>2</sup> studio adds the following files when you click the **Generate Project Content** button:

- The selected driver module and its files to the rzt/fsp or rzn/fsp directory
- The main() function and configuration structures and header files for your application as shown in the table below.

File	Contents	Overwritten by Generate Project Content?
rzt_gen/main.c or rzn_gen/main.c	Contains main() calling generated and user code. When called, the BSP already has Initialized the MPU.	Yes
rzt_gen/hal_data.c or rzn_gen/had_data.c	Configuration structures for HAL Driver only modules.	Yes
rzt_gen/hal_data.h or rzn_gen/hal_data.h	Header file for HAL driver only modules.	Yes
src/hal_entry.c	User entry point for HAL Driver only code. Add your code here.	No

**Table 19 Generate Contents on FSP Configuration** 

The configuration header files for all included modules are created or overwritten in this folder:

- rzt\_cfg/fsp\_cfg or
- rzn\_cfg/fsp\_cfg



## 6.6 Reviewing and Adding Components

The **Components** tab enables the individual modules required by the application to be included or excluded. Modules common to all RZ MPU projects are preselected. All modules that are necessary for the modules selected in the **Stacks** tab are included automatically. You can include or exclude additional modules by ticking the box next to the required component.




Figure 108: Components Tab

Clicking the **Generate Project Content** button copies the .c and .h files for each selected component into the following folders:

- rzt/fsp/inc/api
- rzt/fsp/inc/instances
- rzt/fsp/src/bsp
- rzt/fsp/src/<Driver Name>

or

- rzn/fsp/inc/api
- rzn/fsp/inc/instances
- rzn/fsp/src/bsp
- rzn/fsp/src/<Driver Name>

e<sup>2</sup> studio also creates configuration files in the following folder with configuration options set in the **Stacks** tab.

- rzt\_cfg/fsp\_cfg
- rzn\_cfg/fsp\_cfg

## Appendix. Known Issues

This chapter describes the known issues regarding the current version of FSP and related platform software. Most of the issues may require users to follow some manual operations to resolve the issues or to avoid the problems caused by the issues. Please follow the operations in the description of the issues if you use the features related to the issues. The grayed-out items have been resolved.

The known issues are categorized into two main groups, FSP Configuration and FSP Modules.

- FSP Configuration
   FSP Configuration on e<sup>2</sup> studio and FSP SC have various configuration features worked on GUI with FSP.
   Regarding the overview of each configuration feature (GUI tab) provided as a part of FSP configuration on e<sup>2</sup> studio and FSP SC, please see the chapter 6. "FSP Configuration Users Guide".
- FSP Modules
   The FSP provides HAL drivers and BSP configured by FSP Configuration on e<sup>2</sup> studio and FSP SC.
   Regarding their features, usage notes and API references, please see the related file "FSP Documentation".

**Table 20 List of Known Issues** 

No.	Title Target Device				Category			
		T2M	T2L	T2ME	T2H	N2L	N2H	
1	"r_gmac" may be showed as "r_ether" incorrectly.	1				1		FSP Configuration, Stacks
2	"Edge" can be selected as Transfer End Interrupt Detect Type in "r_dmac", but it cannot be used.	1	1			1		FSP Configuration, Stacks
3	When the "Device" or "Board" selection in BSP tab is changed, the BSP properties are sometimes configured to incorrect configuration.	1	1	1	1	1	1	FSP Configuration, BSP
4	(FSP SC ONLY) Device name is not output correctly depending on the selected device.	1		1				FSP Configuration, BSP
5	Errors occur when changing board settings.		1			1		FSP Configuration, BSP
6	Pin configuration error occurs in MPX-IO 16bit operating mode of "r_bsc".	1	1			1		FSP Configuration, Pins
7	Build error when using definition name of input/output external pins for module.	1	1			1		FSP Configuration, Pins
8	"R_SCI_UART_BaudCalculate()" of "r_sci_uart" module properly works ONLY when its clock source is SCInASYNCCLK and its frequency is 96MHz.	1	1			1		FSP Modules, SCI UART
9	"R_SPI_CalculateBitrate()" of "r_spi" module properly works ONLY when its clock source is SPInASYNCCLK and its frequency is 96MHz.	1	1			1		FSP Modules, SPI
10	A warning occurs when building "r_gmac" module with the gcc compiler.	1	1					FSP Modules, Ethernet

No.	Title	Target Device					Category	
		T2M	T2L	T2ME	Т2Н	N2L	N2H	
11	In FSP Documentation, there is incorrect description in. "API Reference > Modules > Ethernet PHY" page.	1				1		FSP Modules, Ethernet PHY
12	The interrupt number cannot be successfully acquired by the R_FSP_CurrentIrqGet() when multiple interrupt occurs.					✓		FSP Modules, FreeRTOS
13	Block Media Custom Implementation can be selected as Memory Implementation for "rm_freertos_plus_fat" module, but it cannot be used.	<b>✓</b>	•	✓		1		FSP Configuration, Stacks
14	The second argument of "r_mtu3" APIs do not match with common API.	1	✓	1	1	✓	1	FSP Modules, MTU3
15	In multiprocessing, a configuration error occurs when "r_gpt" module is used for both projects for CPU0 and CPU1.	1		✓				FSP Configuration, Stacks
16	Project build error occur when 32-bit bus NOR flash and xSPI0 x8 boot modes are selected on RZT Custom User Board.	1						FSP Configuration, BSP
17	The secondary project for multiprocessing cannot be created when xSPI1 x1 boot modes are selected on RZT Custom User Board.	<						FSP Configuration, BSP
18	An incorrect value is set to a pin select value for MTU0-B/MTU6/MTU7 as MTU3 output pin.		1					FSP Modules, POE3
19	Build error when using DSMIFn_ERR as an additional trigger for "r_poe3" module.		1					FSP Modules, POE3
20	Control setting values for MTU3 output pins in Stacks tab of FSP Configuration are set to the incorrect pin.	1	1	1				FSP Configuration, Stacks
21	A bug that prevented the setup of PLL1.					1		FSP Configuration, Clocks
22	A section cannot be copied successfully when its size is not a multiple of the alignment size.					1		FSP Modules, BSP
23	Initial values of data placed in some sections were overwritten with 0.					1		FSP Modules, BSP
24	Some sections were not initialized in the flash boot project.					✓		FSP Modules, BSP

No.	Title	Target	Device					Category
		T2M	T2L	T2ME	Т2Н	N2L	N2H	
25	DSMIF 0/1 error 1 trigger macros are not defined.		✓					FSP Modules, POEG
26	DSMIF 0/1 error 1 status macros are not defined.		✓					FSP Modules, POEG
27	Missing constraint for DSMIF error trigger in channel 1 and channel 2.	1	1	1	1			FSP Modules, POEG
28	FreeRTOS+FAT format process is not executed correctly.	1	1	1	1	1	1	FSP Modules, FreeRTOS+F AT
29	Caution when specifying program placement in linker scripts.				✓		1	Others, Linker script
30	In the secondary project for multiprocessing, no error occurs when there is a conflict in a resource used with the preceding project.				1		1	FSP Configuration, Stacks
31	Errors occur when setting ELC in r_gpt module.				1		✓	FSP Configuration, Stacks
32	CR52 CPU1 of RZ/T2H and RZ/N2H is implemented to start programs from System SRAM instead of CPU1 ATCM.				1		1	Others, Linker script
33	No Error Occurs when entering out- of-range values for window parameters in r_pcie_ep and r_pcie_rc module configurations.				<b>✓</b>		1	FSP Configuration, Stacks
34	Address space of DDR and PCIE cannot be used in the secondary (or later) projects with flash boot mode.				1		1	Others, Address space
35	r_gmac_b module cannot use zero- copy mode.				1		1	FSP Modules, GMAC
36	r_adc module does not support the calibration function.				1			FSP Modules, ADC
37	The USB driver for CA55 project does not work.				1		1	FSP Modules, USB
38	No error returns when entering the virtual addresses that cannot be translated to physical addresses as arguments.				1		1	FSP Modules, xSPI_OSPI, xSPI_QSPI, DMAC
39	The CA55 project with noncache sections aborts when debugging with flash boot mode on IAR EWARM.				1		1	FSP Modules, BSP
40	When changing the duty setting in r_gpt module, there is a possibility the duty may unintentionally become 100%.	✓	✓	1	✓	1	1	FSP Modules, GPT

No.	Title	Target	Target Device					Category
		T2M	T2L	T2ME	T2H	N2L	N2H	
41	CPU registers save and restore process cannot be performed correctly in FIQ_Handler for CA55 projects.				1		1	FSP Modules, BSP, FreeRTOS
42	MTU3 callback does not occur as expectation.				1		1	FSP Modules, MTU3
43	An undefined error of r_gpt module occurs when building a project.				✓		1	FSP Modules, GPT
44	Pin names according to unit and channel numbers are not displayed in r_gpt module configurations.	1	<b>✓</b>	<b>✓</b>	<b>✓</b>	<b>✓</b>	1	FSP Configuration, Stacks
45	Using R_GPT_DutyCycleSet() with option both pins A and B cannot work properly.	<b>✓</b>	<b>✓</b>	✓	<b>✓</b>			FSP Modules, GPT
46	Parameter checking of R_ETHER_SELECTOR_Open() is not working properly.	<b>✓</b>	✓	✓	✓	✓	<b>√</b>	FSP Modules, ETHER_SEL ECTOR
47	Parameter checking feature of R_GMAC_CallbackSet() is not working.	<b>✓</b>	<b>√</b>	✓	<b>√</b>	✓	<b>✓</b>	FSP Modules, ETHER_GM AC
48	r_usb_hhid module is not working properly.	✓	✓	✓	✓			FSP Modules, USB_HHID
49	The secondary and later projects may not work properly when multicore with flash boot mode.	<b>✓</b>		<b>✓</b>	<b>√</b>		<b>✓</b>	FSP Modules, BSP, FreeRTOS

### No. 1 Resolved

Title	"r_gmac" may be showed as "r_ether" incorrectly.
Target	RZ/T2M, RZ/N2L
Category	FSP Configuration, Stacks
Description	In Stacks tab, "r_gmac" may be showed as "r_ether" incorrectly.
Workaround	Please read the "r_ether" as "r_gmac".


# No. 2 Resolved

Title	"Edge" can be selected as Transfer End Interrupt Detect Type in "r_dmac", but it cannot be used.
Target	RZ/T2M, RZ/T2L, RZ/N2L
Category	FSP Configuration, Stacks
Description	"Edge" of interrupt detect type is not available due to a change in hardware specifications.
Workaround	Please don't set Edge to Transfer End Interrupt Detect Type


#### No. 3 Resolved

Title	When the "Device" or "Board" selection in BSP tab is changed, the BSP properties are sometimes configured to incorrect configuration.
Target	RZ/T2M, RZ/T2L, RZ/T2ME, RZ/T2H, RZ/N2L, RZ/N2H
Category	FSP Configuration, BSP
Description	When the "Device" or "Board" selection in BSP tab is changed, the BSP properties are sometimes configured for incorrect configuration. Once this issue occurs, the project cannot be fixed to correct configuration.
Workaround	If changing the "Device" or "Board", please reselect "FSP Version" from the drop-down list.  If you want to change only the boot mode on the same board, please refer to  Appendix. How to Change Boot Mode of FSP Project


#### No. 4 Resolved



No. 5 Deleted due to one of the issues with Known Issues No. 3



#### No. 6 Resolved



# No. 7 Resolved

Title	Build error when using definition name of input/output external pins for module.					
Target	RZ/T2M, RZ/T2L, RZ/N2L					
Category	FSP Configuration, Pins					
Description	After code generation, the definition of input/output external pins for the module is generated in fsp_cfg/bsp/bsp_pin_cfg.h, but the defined values are not defined in FSP. When using the defined name in a user application, a build error occurs.					
	bsp_pin_cfg.h					
	<pre>In bsp_pin_cfg.h</pre> <pre></pre>					
	Properties Problems Console X Search  CDT Build Console [rzt2m_ether_test]  ./src/hal_entry.c: In function 'hal_entry':  D:\ws\rz\t2120\rzt2m_ether_test\rzt_cfg\fsp_cfg\bsp/bsp_pin_cfg.h:51:20: error: 'IOPORT_PORT_10_PIN_1' undeclared ( 51 #define ETH0_RXD0 (IOPORT_PORT_10_PIN_1)					
Workaround	Please add definition to read IOPORT_PORT_mm_PIN_n as BSP_IO_PORT_mm_PIN_n in hal_entry. Do NOT edit file fsp_cfg/bsp/bsp_pin_cfg.h because its contents will be overwritten.  An example of a setting:					
	When using ETH0_RXD0 (IOPORT_PORT_10_PIN_1), add definition of #define IOPORT_PORT_10_PIN_1 (BSP_IO_PORT_10_PIN_1) in hal_entry.c.					
	bsp_pin_cfg.h					

# No. 8 Resolved

Issue	"R_SCI_UART_BaudCalculate()" of "r_sci_uart" module properly works ONLY when its clock source is SCInASYNCCLK and its frequency is 96MHz.
Target	RZ/T2M, RZ/T2L, RZ/N2L
Category	FSP Modules, Serial Communication Interface (SCI) UART
Description	The "R_SCI_UART_BaudCalculate()" of "r_sci_uart" module works ONLY when its clock source is "SCInASYNCCLK" and its frequency is "96MHz"; therefore, when the module uses "PCLKM" as its clock source or the frequency is not 96MHz, the API function will be not work properly.
Workaround	The clock source and frequency are limited in Clocks and Stacks tab; therefore, you can NOT use the PCLKM clock and can NOT change the clock frequency.

# No. 9 Resolved

Issue	"R_SPI_CalculateBitrate()" of "r_spi" module properly works ONLY when its clock source is SPInASYNCCLK and its frequency is 96MHz.
Target	RZ/T2M, RZ/T2L, RZ/N2L
Category	FSP Modules, Serial Peripheral Interface
Description	The "R_SPI_BaudCalculate()" of "r_spi" module works ONLY when its clock source is "SPInASYNCCLK" and its frequency is "96MHz"; therefore, when the module uses "PCLKM" as its clock source or the frequency is not 96MHz, the API function will be not work properly.
Workaround	The clock source and frequency are limited in Clocks and Stacks tab; therefore, you can NOT use the PCLKM clock and can NOT change the clock frequency.

# No. 10 Resolved

Issue	A warning occurs when building "r_gmac" module with the gcc compiler.
Target	RZ/T2M, RZ/T2L
Category	FSP Modules, Ethernet
Description	The following warning occurs when building "r_gmac" module with the gcc compiler. /rzt/fsp/src/r_gmac/r_gmac.c:2173:14: warning: the comparison will always evaluate as 'false' for the pointer operand in 'pp_phy_instance + (sizetype)(port * 12)' must not be NULL [-Waddress]  2173   if (NULL == pp_phy_instance[port])  ^~
Workaround	Please ignore this warning.

### No. 11 Resolved

Issue	In FSP Documentation, there is incorrect description in. "API Reference > Modules > Ethernet PHY" page.	
Target	RZ/T2M, RZ/N2L	
Category	FSP Modules, Ethernet PHY	
Description	In the "API Reference > Modules > Ethernet PHY" page in FSP Documentation, the <b>default</b> column description of "Select PHYs to use" configuration is incorrect.	
Workaround	When reading the incorrect description, please replace the reading of it with follows.  [Error]  config.driver.ether_phy.phy_lsi.default,config.driver.ether_phy.phy_lsi.0,config.driver.ether_phy.phy_lsi.1,config.driver.ether_phy.phy_lsi.2,config.driver.ether_phy.phy_lsi.3,config.driver.ether_phy.phy_lsi.  [Correction]  All check boxes are enabled.	

# No. 12 Resolved

Issue	The interrupt number cannot be successfully acquired by the R_FSP_CurrentIrqGet() when multiple interrupt occurs.	
Target	RZ/N2L	
Category	FSP Modules, FreeRTOS	
Description	The interrupt number cannot be successfully acquired by the R_FSP_CurrentIrqGet() when using multiple interrupt handlers with different priority levels in FreeRTOS.	
Workaround	Please modify the followings for the countermeasure against nested interrupts.  Target File: port.c  void v&policationIRQHandler (uint32_t ulICCIAR) {	

# No. 13 Resolved

Issue	Block Media Custom Implementation can be selected as Memory Implementation for "rm_freertos_plus_fat" module, but it cannot be used.	
Target	RZ/T2M, RZ/T2L, RZ/T2ME, RZ/N2L	
Category	FSP Configuration, Stacks	
Description	In Stacks tab of Configuration, Block Media Custom Implementation can be selected as Memory Implementation for "rm_freertos_plus_fat" module, but it is unsupported and causes build errors.  FreeRTOS+FAT Stacks  New Stack	
	FreeRTOS+FAT  FreeRTOS+FAT  FreeRTOS+FAT Port for RZT (rm_freertos_plus_fat)  Add Memory Implementation (Required)  New > Block Media Custom Implementation (rm_block_media_user)  Block Media USB (rm_block_media_usb)	
Workaround	Please select Block Media USB as Memory Implementation for "rm_freertos_plus_fat" module.	

### No. 14 Resolved

Issue	The second argument of "r_mtu3" APIs do not match with common API.	
Target	RZ/T2M, RZ/T2L, RZ/T2ME, RZ/T2H, RZ/N2L, RZ/N2H	
Category	FSP Modules, MTU3	
Description	The second argument of these three APIs "R_MTU3_PeriodSet()", "R_MTU3_InfoGet()", and "R_MTU3_StatusGet()" of the "r_mtu3" module, do not match with the API in "r_timer api.h" header file	
Workaround	You cannot call these API by using function pointer	
	<pre>g_timer0.p_api-&gt;periodSet() g_timer0.p_api-&gt; InfoGet() g_timer0.p_api-&gt; StatusGet()</pre>	
	Please use API by calling them directly	
	<pre>R_MTU3_PeriodSet() R_MTU3_InfoGet() R_MTU3_StatusGet()</pre>	
	For reference how to use these APIs, please refer to MTU3 Examples in FSP documentation.	

# No. 15

Issue	In multiprocessing, a configuration error occurs when "r_gpt" module is used for both projects for CPU0 and CPU1.	
Target	RZ/T2M, RZ/T2ME	
Category	FSP Configuration, Stacks	
Description	When using "r_gpt" module in Stacks tab of both projects for CPU0 and CPU1, a configuration error occurs. "r_gpt" module can only be used with either CPU0 or CPU1 in multiprocessing, regardless of the Unit or Channel number used.	
Workaround	Please use "r_gpt" module ONLY with either CPU0 or CPU1 in multiprocessing.	

# No. 16 Resolved

Issue	Project build error occur when 32-bit bus NOR flash and xSPI0 x8 boot modes are selected on RZT Custom User Board.	
Target	RZ/T2M	
Category	FSP Configuration, BSP	
Description	When the following boards (boot mode) are selected, the required definitions are not generated and a build error occurs.	
	• RZT Custom User Board (32-bit bus NOR flash boot mode)	
	RZT Custom User Board (xSPI0 x8 boot mode)	
Workaround	Please don't select 32-bit bus NOR flash and xSPI0 x8 boot modes on RZT Custom User Board.	

# No. 17 Resolved


Issue	The secondary project for multiprocessing cannot be created when xSPI1 x1 boot modes are selected on RZT Custom User Board.	
Target	RZ/T2M	
Category	FSP Configuration, BSP	
Description	When the following boards (boot mode) are selected for the primary project of multiprocessing, a variable required for multiprocessing is not defined and the secondary project cannot be created.  • RZT Custom User Board (xSPI1 x1 boot mode)	
Workaround	Please don't select xSPI1 x1 boot modes on RZT Custom User Board when multiprocessing.	

# No. 18 Resolved

Issue	An incorrect value is set to a pin select value for MTU0-B/MTU6/MTU7 as MTU3 output pin.		
Target	RZ/T2L		
Category	FSP Modules, POE3		
Description	Pin select value of MTU3 output pins used in FSP do not match with User's Manual: Hardware. Therefore, what you want to set up is not correctly described in the generated file of FSP Configuration.		
Workaround	When using "r_poe3" and MTU0-B/MTU6/MTU7 as MTU3 output pin, please follow these four steps:  1. Add "Port Output Enable 3 for MTU3 (r_poe3)" on Stacks tab of FSP Configuration.  2. Click Generate Project Content button and "r_poe3" code is generated.  3. Disable code generating function.  After this setting, the code cannot be generated.  [For e² studio Smart Configurator]  Use the following settings to suppress the code generating operation.  If this setting is missed, code generating operation is automatically executed at clean build, and the changes made in step 4 revert to the original.  a. Uncheck "Project Properties > Builders > DDSC Builder"		
	Sesource   Builders   Sesource   Builders   Sesource   Builders   Sesource   Sesource		
	Apply and Close Cancel  b. When unchecking it, the following message appears: click OK.		
	Confirm Disable Builder  This is an advanced operation. Disabling a project builder can have many side-effects. Continue?  OK  Cancel		
	[For FSP SC (IAR EWARM)] No need setting since code generation is not executed automatically.  4. Modify definitions in rzt_gen/hal_data.c Change the value of [module name]_ pwm_pin_setting[] or [module name]_complementary_pwm_setting[1].pin_setting[X](X=0,1,2) according to the MTU3 output pins used. The tables below show the replacements required for each MTU3 output pins.  File to be modified: rzt_gen/hal_data.c  /* Setting structure for pwm pin. */ static const poe3_pwm_pin_setting_t g_poe30_pwm_pin_setting[] =  {     .pwm_pin_select = POE3_PIN_SELECT_0, .hiz_output_enable = false },     .pwm_pin_select = POE3_PIN_SELECT_0, .hiz_output_enable = false },     .pwm_pin_select = POE3_PIN_SELECT_0, .hiz_output_enable = false },		
	{ .pwm_pin_select = POE3_PIN_SELECT_0, .hiz_output_enable = false }, };  /* Setting structure for complementary <u>pwm</u> pin. */ static const poe3_complementary_pwm_setting_t g_poe30_complementary_pwm_setting[] = { { .pin_setting[0] =		

```
{ .positive_pwm_pin_select = POE3_PIN_SELECT_0,
 { .positive_pwm_pin_select = POE3_PIN_SELECT_0,
   .negative_pwm_pin_select = POE3_PIN_SELECT_0,
   .positive_pwm_pin_active_level = POE3_ACTIVE_LEVEL_SETTING_NONE,
.negative_pwm_pin_active_level = POE3_ACTIVE_LEVEL_SETTING_NONE,
   .hiz_output_enable = false },
For MTU0-B
 MTU3
              Port
                                                               Replace with
                        Location (Struct [module name]
 output pin
                         pwm_pin_setting[])
 mtioc0b
              P14 4
                        the second pwm_pin_select
                                                               .pwm_pin_select =
                                                               POE3_PIN_SELECT_1
                                                               .pwm_pin_select =
 mtioc0b
              P24 0
                        the second pwm pin select
                                                               POE3_PIN_SELECT_2
 mtioc0b
              P13 3
                        the second pwm pin select
                                                               .pwm_pin_select =
                                                               POE3_PIN_SELECT_3
For MTU6/MTU7
 MTU3
              Port
                         Location (Struct [module
                                                               Replace with
 output pin
                         name] complementary pwm setting[])
              P21 2
                                                               .positive_pwm_pin_select
 mtioc6b
                         the second pin setting[0]
                                                               = POE3 PIN SELECT 1
              P08 5
 mtioc6b
                         the second pin setting[0]
                                                               .positive_pwm_pin_select
                                                               = POE3_PIN_SELECT_2,
              P21 4
                         the second pin setting[0]
                                                               .negative_pwm_pin_select
 mtioc6d
                                                               = POE3_PIN_SELECT_1,
 mtioc6d
              P08 7
                        the second pin setting[0]
                                                               .negative_pwm_pin_select
                                                               = POE3_PIN_SELECT_2,
              P21 5
 mtioc7a
                         the second pin_setting[1]
                                                               .positive_pwm_pin_select
                                                               = POE3_PIN_SELECT_1,
              P09 0
 mtioc7a
                         the second pin_setting[1]
                                                               .positive_pwm_pin_select
                                                               = POE3_PIN_SELECT_2,
              P21 7
 mtioc7c
                         the second pin setting[1]
                                                               .negative_pwm_pin_select
                                                               = POE3_PIN_SELECT_1,
              P09_2
 mtioc7c
                         the second pin_setting[1]
                                                               .negative_pwm_pin_select
                                                               = POE3 PIN_SELECT_2,
 mtioc7b
              P21 6
                         the second pin_setting[2]
                                                               .positive_pwm_pin_select
                                                               = POE3_PIN_SELECT_1,
 mtioc7b
              P09 1
                         the second pin setting[2]
                                                               .positive_pwm_pin_select
                                                               = POE3_PIN_SELECT_2,
 mtioc7d
              P22 0
                         the second pin_setting[2]
                                                               .negative_pwm_pin_select
                                                               = POE3_PIN_SELECT_1,
 mtioc7d
              P09_3
                         the second pin_setting[2]
                                                               .negative_pwm_pin_select
                                                               = POE3_PIN_SELECT_2,
Note: There are two pin setting [X] 's with the same number (X); modify the second one, not the
first.
```

#### No. 19 Resolved



# No. 20 Resolved

Issue	Control setting values for MTU3 output pins in Stacks tab of FSP Configuration are set to the incorrect pin.		
Target	RZ/T2M, RZ/T2L, RZ/T2ME		
Category	FSP Configuration, Stacks		
Description	Settings for MTU4-B(MTIOC4B) and MTU4-D(MTIOC4D) in the Stacks tab property would be treated as settings for MTU4-A(MTIOC4A) and MTU4-C(MTIOC4C) in the generated file by Smart Configurator. All MTU3 output pins for MTU4 and MTU7, are the same as above.		
	Module [module name] Port Ou	tput Enable 3 for MTU3 (r_poe3) of St	acks property
	Second Category	Third Category	Used for
	MTU3 and MTU4 Pin Control	MTU4-B(MTIOC4B) and MTU4-D(MTIOC4D)	MTU4-A(MTIOC4A) and MTU4-C(MTIOC4C)
	MTU3 and MTU4 Pin Control	MTU4-A(MTIOC4A) and MTU4-C(MTIOC4C)	MTU4-B(MTIOC4B) and MTU4-D(MTIOC4D)
	MTU6 and MTU7 Pin Control	MTU7-B(MTIOC7B) and MTU7-D(MTIOC7D)	MTU7-A(MTIOC7A) and MTU7-C(MTIOC7C)
	MTU6 and MTU7 Pin Control	MTU7-A(MTIOC7A) and MTU7-C(MTIOC7C)	MTU7-B(MTIOC7B) and MTU7-D(MTIOC7D)
Workaround	In configuration of MTU4 and MTU7, please replace B/D and A/C.		
	➤ MTU3 and MTU4 Pin Control     ➤ MTU3-B (MTIOC3B) and MTU3-D (MTIOC3D)     ➤ MTU4-B (MTIOC4B) and MTU4-D (MTIOC4D)     ➤ MTU4-A (MTIOC4A) and MTU4-C (MTIOC4C)     ➤ Additional MTU3/4 pin control request condition (Always enable POE0# Input)      ➤ MTU6 and MTU7 Pin Control     ➤ MTU6-B (MTIOC6B) and MTU6-D (MTIOC6D)     ➤ MTU7-B (MTIOC7B) and MTU7-D (MTIOC7D)     ➤ MTU7-A (MTIOC7A) and MTU7-C (MTIOC7C)     ➤ MTU7-A (MTIOC7A) and MTU7-C (MTIOC7C)     ➤ Additional MTU6/7 pin control request condition (Always enable POE4# Input)		

# No. 21 Resolved

Issue	A bug that prevented the setup of PLL1.	
Target	RZ/N2L	
Category	FSP Configuration, Clocks	
Description	The PLL1 state setting in Clocks tab is invalid.	
Workaround	Please don't use PLL1 state setting.	

# No. 22 Resolved

Issue	A section may not be copied correctly when it is not aligned and the section size is not a multiple of the alignment width.	
Target	RZ/N2L	
Category	FSP Modules, BSP	
Description	Depending on a combination of section size and placement address, when the section is copied, some data from the following section may also be copied with it.	
	A case that cannot be copied correctly:	
	The address of .data_noncache section is 0x30190005 and its size is 0x23 bytes. (Alignment size is 4 bytes.)	
	.data_noncache 0x30190005 0x23 ./src/hal_entry.o	
Workaround	All section sizes must be aligned by 4 bytes and the data size should be a multiple of the number of bytes in the alignment. Section sizes can be found in the following files:	
	• gcc: [project name]/Debug/[project name].map	
	iccarm: [project name]/Debug/List/[project name].map	

### No. 23 Resolved

Issue	Initial values of data placed in some sections were overwritten with 0.	
Target	RZ/N2L	
Category	FSP Modules, BSP	
Description	When selecting XXXXX (RAM execution without flash memory) as "Board" in BSP tab of FSP Configuration, variables placed in the following sections are always cleared to zero.  • .dmac_link_mode  • .shared_noncache_buffer  • .noncache_buffer	
Workaround	Do NOT place data with initial values in the above sections.	

# No. 24 Resolved

Issue	Some sections were not initialized in the flash boot project.				
Target	RZ/N2L				
Category	FSP Modules, BSP				
Description	When selecting a flash boot mode as "Board" in BSP tab of FSP Configuration, variables placed in the following sections are NOT initialized.				
	Boards for flash boot mode				
	XXXXX (xSPI0 x1 boot mode)				
	XXXXX (16-bit bus NOR flash boot mode)				
	RZN2L Custom User Board (xSPI0 x8 boot mode)				
	RZN2L Custom User Board (xSPI1 x1 boot mode)				
	Sections				
	.dmac_link_mode				
	.shared_noncache_buffer				
	.noncache_buffer				
Workaround	Please initialize the variables placed in the above sections in the user application.				

### No. 25 Resolved

Issue	DSMIF 0/1 error 1 trigger macros are not defined.		
Target	RZ/T2L		
Category	FSP Modules, POEG		
Description	In "bsp_override.h" of rzt2l device, enum e_poeg_trigger, the definition for DSMIF0 error 1 and DSMIF1 error 1 are missing.  When setting as below, build errors will occur.		
	Property of r_poeg stack  Wodule g.poeg0 Port Output Enable for GPT (r.poeg)  General  Finger  GIETER Pin  GPT Output Level  Oscillation Stop  DSMIF1 error  DSMIF1 error 1  Name  Group  Group  Group  Generated code by configurator  Const poeg_cfg_t g_poeg0_cfg =  { .trigger = (poeg_trigger_t) (POEG_TRIGGER_DERROE_1   POEG_TRIGGER_DERRIE_1   POEG_TRIGGER_SOFTWARE), .polarity =  POEG_GTETRG_POLARITY_ACTIVE_HIGH,  Build error log		
	make -routput-sync -j8 all/rzt_gen/hal_data.c:7:36: error: 'POEG_TRIGGER_DERROE_1' undeclared here (not in a function); did you mean 'POEG_TRIGGER_DERROE'?  Building file:/rzt_gen/hal_data.c  7		
	POEG_TRIGGER_DERRIE  fix-it:"/rzt_gen/hal_data.c":(7:60-7:81):"POEG_TRIGGER_DERRIE"  make: *** [rzt_gen/subdir.mk:42: rzt_gen/hal_data.o] Error 1  make: *** Waiting for unfinished jobs		

Add definition for DSMIF0 error 1 and DSMIF1 error 1 trigger in enum e_poeg_trigger.			
Location: rzt/fsp/src/bsp/mcu/rzt21/bsp_override.h, enum e_poeg_trigger			
Add content:			
DEG_TRIGGER_DERROE_1 = 1U << 18, ///< Permit output disabled by DSMIF0 error 1 detection DEG_TRIGGER_DERRIE 1 = 1U << 19, ///< Permit output disabled by DSMIF1 error 1 detection			
0			

# No. 26 Resolved

Issue	DSMIF 0/1 error 1 status macros are not defined.				
Target	RZ/T2L				
Category	FSP Modules, POEG				
Description	In "bsp_override.h" of rzt2l device, enum e_poeg_state, the definition for DSMIF0 error 1 state and DSMIF1 error 1 state are missing.				
	When using R_POEG_StatusGet,				
	· If POEG module is in state GPT output disabled due to DSMIF0 error 1, the p_status will be 0x100000 instead of POEG_STATE_DSMIF0_1_DISABLE_REQUEST.				
	· If POEG module is in state GPT output disabled due to DSMIF1 error 1, the p_status will be 0x200000 instead of POEG_STATE_DSMIF1_1_DISABLE_REQUEST.				
Workaround	When the POEG module is in the 'GPT output disabled' state due to a DSMIF0 error 1, assume that p_status = 0x100000 corresponds to POEG_STATE_DSMIF0_1_DISABLE_REQUEST.				
	When the POEG module is in the 'GPT output disabled' state due to a DSMIF1 error 1, assume that p_status = 0x200000 corresponds to POEG_STATE_DSMIF1_1_DISABLE_REQUEST.				

# No. 27 Resolved

Issue	Missing constraint for DSMIF error trigger in channel 1 and channel 2.			
Target	RZ/T2M, RZ/T2ME, RZ/T2L, RZ/T2H			
Category	FSP Modules, POEG			
Description	POEG channel 1 and channel 2 do not support DSMIF error trigger in all RZT devices. But currently there are no constraints to prevent configuring DSMIF error trigger for channel 1 and channel 2.  g. poeg0 Port Output Enable for GPT (r. poeg)			
	Settings API Info	Property  Module g_poeg0 Port Output Enable for GPT (r_poeg)  General  Trigger  GTETRG Pin  GPT Output Level  Oscillation Stop  DSMIF0 error  DSMIF1 error  DSMIF1 error 1  Name  Channel  Group  Input  Interrupts  Pins  GTETRGA	Value  Value	
Workaround	Use the	e DSMIF error trigger for channel 0 only		

# No. 28

Issue I	FreeRTOS+FAT format process is not executed correctly.			
Target I	RZ/T2M, RZ/T2ME, RZ/T2L, RZ/T2H, RZ/N2L, RZ/N2H			
Category I	FSP Modules, FreeRTOS+FAT			
_	Executing the FF_Format function causes a USB AHB bus error and the FreeRTOS+FAT format function processing is not executed correctly.			
e g e	RZ/T2M, RZ/T2ME, RZ/T2L, RZ/T2H, RZ/N2L, RZ/N2H  FSP Modules, FreeRTOS+FAT  Executing the FF_Format function causes a USB AHB bus error and the FreeRTOS+FAT format function processing is not executed correctly.			


# No. 29 Resolved

Issue	Caution when specifying program placement in linker scripts			
Target	RZ/T2H, RZ/N2H			
Category	Others, Linker script			
Description	The reserved area in the device address space cannot be used for a program placement, but no error occurs when placed there by a linker script.			
	For example, CA55 core has reserved areas ATCM and BTCM, however the linker script is ready to place them there, and no error occurs when the following description exists.			
	<pre>.text TEXT_ADDRESS : AT (TEXT_ADDRESS) {    abbreviation } &gt; ATCM</pre>			
Workaround	Do not specify that any program is to be placed at the reserved area in a linker script.			

#### No. 30

Issue	In the secondary project for multiprocessing, no error occurs when there is a conflict in a resource used with the preceding project.		
Target	RZ/T2H, RZ/N2H		
Category	FSP Configuration, Stacks		
Description	As noted in 6.2.4 Duplication of Resources, Smart Configurator has the feature to inform about resource duplication. However, it does not show an error when the secondary project for multiprocessing uses the same channel/unit of ADC, MTU3, GPT, and TSU_B as preceding projects.		
Workaround	Please don't use the same channel/unit of ADC, MTU3, GPT, and TSU_B between the preceding project and the secondary project of RZ/T2H.		

#### No. 31 Resolved



# No. 32 Resolved

Issue	CR52 CPU1 of RZ/T2H and RZ/N2H is implemented to run program from System SRAM instead of CPU1 ATCM.			
Target	RZ/T2H(CR52), RZ/N2H(CR52)			
Category	Others, Linker script			
Description	CR52 CPU1 of RZ/T2H has CPU1 ATCM and CPU1 BTCM as hardware, and when reset is released, the program runs from CPU1 ATCM. On the other hand, this FSP is implemented to run from System SRAM for RZ/T2H CR52 CPU1 like the program for RZ/T2M, and does not use CPU1 ATCM or CPU1 BTCM of RZ/T2H as the start of the program.			
Workaround	Please consider using this implementation that uses System SRAM.			

# No. 33

Issue	No Error Occurs when entering out-of-range values for window parameters in r_pcie_ep and r_pcie_rc module configurations.			
Target	RZ/T2H, RZ/N2H			
Category	FSP Configuration, Stacks			
Description	There is a problem with the r_pcie_ep and r_pcie_rc module configuration screens where enter unsupported values does not generate an error and the code can be generated with unusable values to the configuration items for which the validity judgment of input value does not work are as follows.			
	Configuration item	r_pcie_ep	r_pcie_rc	
	AXI Window Base	✓	✓	
	AXI Window Mask	1	1	
	AXI Window Destination	1	1	
	PCIe Window Base	1	1	
	PCIe Window Mask	1	1	
	PCIe Window Destination	1	1	
	MSI Receive Window Address	-	1	
	MSI Receive Window Mask	-	1	
Workaround	Please enter the values so that they meet the input value conditions for each item.  AXI Window Base and PCIe Window Base  - "greater than or equal to 0" and "address is 4Kbyte aligned"  AXI Window Mask and PCIe Window Mask  - "greater than or equal to 0", 'the lower 12 bits are 1', and "the 63rd bit is 0"  AXI Window Destination and PCIe Window Destination  - "greater than or equal to 0" and "address is 4Kbyte aligned"  MSI Receive Window Mask  - "greater than or equal to 0" and "the lower 2 bits are 1"  MSI Receive Window Address  - Align according to "MSI Receive Window Mask".			

# No. 34

Issue	DDR and PCIE0/1 memory cannot be used in secondary (or later) projects with flash boot mode.
Target	RZ/T2H, RZ/N2H
Category	Others, Address space
Description	If you use DDR or PCIE0/1 memory in a secondary (or later) project with flash boot mode, the binary file will be huge size. Therefore multicore operation is not possible.
Workaround	Secondary (or later) projects with flash boot mode do not use DDR or PCIE0/1 memory.

# No. 35

Issue	r_gmac_b module cannot use zero-copy mode.
Target	RZ/T2H, RZ/N2H
Category	FSP Modules, GMAC
Description	r_gmac_b module cannot use zero-copy mode.  The "Zero-copy mode" setting in the r_gmac_b configuration cannot be changed from the default "Disable."
Workaround	Please use the standard buffers provided by the r_gmac_b module for transmit and receive buffers.

# No. 36 Resolved

Issue	r_adc module does not support the calibration function.
Target	RZ/T2H
Category	FSP Modules, ADC
Description	The 12-bit A/D converter needs to be calibrated before A/D conversion after reset is released. However, since the FSP does not support the calibration function, the accuracy shown in the electrical characteristics chapter of device user's manual cannot be guaranteed.
Workaround	This will be implemented in the next version of FSP.
	As a temporary measure, the calibration process must be implemented in the user application before the R_ADC_Open function is executed.
	The following is an example of implementation. (In the case of ADC Unit2)
	#define ADC_ADCALCTL_SET_CAL 1U
	<pre>/* Release module stop for ADC12 */ R_BSP_RegisterProtectDisable(BSP_REG_PROTECT_LPC_RESET);</pre>
	R_BSP_MODULE_START(FSP_IP_ADC12, 2); R_BSP_RegisterProtectEnable(BSP_REG_PROTECT_LPC_RESET);
	R BSP SoftwareDelay(1, BSP DELAY UNITS MICROSECONDS);
	/* Write ADCCALCTL.CAL bit to 1 to start calibration. */ R ADC122->ADCALCTL b.CAL = ADC ADCALCTL SET CAL;
	/* Poll ADCCALCTL.CAL RDY bit until it is changed to 1. */
	FSP_HARDWARE_REGISTER_WAIT(R_ADC122->ADCALCTL_b.CAL_RDY, 1U);
	/* Confirm ADCCALCTL.CAL_ERR bit is 0.*/ FSP_HARDWARE_REGISTER_WAIT(R_ADC122->ADCALCTL_b.CAL_ERR, 0U);
	/* Write ADCCALCTL.CAL bit to 0 */ R_ADC122->ADCALCTL_b.CAL = 0U;
	<pre>/* Initializing the ADC module */ R_ADC_Open(&amp;g_adc0_ctrl,&amp;g_adc0_cfg );</pre>

# No. 37 Resolved

Issue	The USB driver for CA55 project does not work.
Target	RZ/T2H(CA55), RZ/N2H(CA55)
Category	FSP Modules, USB
Description	The R_BSP_MmuPatoVA function executed from USB driver (r_usb_hmsc, r_usb_hcdc, r_usb_hhid modules) in a CA55 project fails to perform the expected address translation, resulting in a USB transfer failure.
Workaround	Please modify \rzt\fsp\src\r_usb_basic\src\driver\r_usb_mmu_pa_to_va.c as follows.  1. Modify the r_usb_pa_to_va function.  uint64_t r_usb_pa_to_va (uint64_t paddr) {     uint64_t vaddr = 0;  #if defined(BSP_CFG_CORE_CAS5)  /* Converts a physical address to a virtual address. */     if (FSP_SUCCESS != R_BSP_MmuPatoVa(paddr, &vaddr, BSP_MMU_CONVERSION_NON_CACHE))     {         /* On error, returns the physical address without conversion. */         vaddr = paddr;     }  #else /* #if defined(BSP_CFG_CORE_CAS5) */     vaddr = paddr;  #endif /* #if defined(BSP_CFG_CORE_CAS5) */     return vaddr;  }  ** Modify the r_usb_va_to_pa function.  uint64_t r_usb_va_to_pa (uint64_t vaddr) {         uint64_t r_usb_va_to_pa (uint64_t vaddr)         {

# No. 38 Resolved

Issue	No error returns when entering the virtual addresses that cannot be translated to physical addresses as arguments.
Target	RZ/T2H(CA55), RZ/N2H(CA55)
Category	FSP Modules, xSPI_OSPI, xSPI_QSPI, DMAC
Description	In a CA55 project, there is a problem with the "r_xspi_qspi", "r_xspi_ospi", and "r_dmac" modules that no error returns when entering virtual addresses that cause translation error in MMU as arguments.  The following functions have the problem.  -R_XSPI_QSPI_Write() -R_XSPI_OSPI_Write() -R_DMAC_Open() -R_DMAC_Reconfigure() -R_DMAC_Reload() -R_DMAC_LinkDescriptorSet()
Workaround	Do not enter the virtual addresses that cannot be translated to physical addresses as arguments.

# No. 39 Resolved

Issue	The CA55 project with noncache sections aborts when debugging with flash boot mode on IAR EWARM	
Target	RZ/T2H(CA55), RZ/N2H(CA55)	
Category	FSP Modules, BSP	
Description	When performing debugging of a flash boot CA55 project with noncache sections on IAR EWARM, executing the CA55 project will abort. This is due to cache initialization.	
Workaround	Follow the steps below  1. Add " set ICIALLU(0); "and " _ISB();" to bsp_memory_protect setting in XXX/fsp/src/bsp/cmsis/Device/RENESAS/Source/ca/system_core.c. (XXX=rzt, rzn)  void bsp_memory_protect_setting (void) {     bsp_mmu_configure();     R_BSP_CacheEnableMemoryProtect();     R_BSP_CacheEnableInst();     R_BSP_CacheEnableInst();     R_BSP_CacheEnableInst();    set_ICIALLU(0); "in R_BSP_CacheInvalidateAll in XXX/fsp/src/bsp/mcu/all/bsp_cache.c (XXX=rzt, rzn) to just before "asm volatile("ISB SY"); "at the end.    Summary	
	112	

# No. 40 Resolved

Issue	When changing the duty setting in r_gpt module, there is a possibility the duty may unintentionally become 100%.
Target	RZ/T2M, RZ/T2L, RZ/T2ME, RZ/T2H, RZ/N2L, RZ/N2H
Category	FSP Modules, GPT
Description	When changing the PWM period with "R_GPT_PeriodSet()" and the duty with "R_GPT_DutyCycleSet()" while the GPT is running, the duty may unintentionally become 100% depending on the both setting values. The reason is that when "gpt_calculate_duty_cycle()" in "R_GPT_DutyCycleSet()" performs a comparison calculation of the duty and period, the old period value of GTPR register is mistakenly referenced instead of the current period value of GTPBR (buffer) register.
Workaround	Please correct the reading of the period in the "gpt_calculate_duty_cycle()" to GTPBR instead of GTPR in XXX/fsp/src/r_gpt/r_gpt.c. (XXX= rzt, rzn)  static void gpt_calculate_duty_cycle (gpt_instance_ctrl_t * const p_instance_ctrl,
	<pre>uint32_t current_period = p_instance_ctrl-&gt;p_reg-&gt;GTPR; #if GPT_PRV_EXTRA_FEATURES_ENABLED == GPT_CFG_OUTPUT_SUPPORT_ENABLE    if (p_instance_ctrl-&gt;p_cfg-&gt;mode &lt; TIMER_MODE_TRIANGLE_WAVE_SYMMETRIC_PWM) #endif</pre>

# No. 41 Resolved

Issue	CPU registers save and restore process cannot be performed correctly in FIQ_Handler for CA55 projects.
Target	RZ/T2H(CA55), RZ/N2H(CA55)
Category	FSP Modules, BSP, FreeRTOS
Description	Some of CPU registers are not saved and restored in FIQ_Handler. Therefore, the value of registers may be partially corrupted before or after the FIQ interrupt occurs.
Workaround	• When NOT using FreeRTOS Please modify XXX/fsp/src/bsp/cmsis/Device/RENESAS/Source/ca/startup_core.c (XXX=rzt, rzn) as follows. WEAK void FIQ_Handler (void) {


```
x0, FPCR
            "MRS
                    x1, FPSR
                                                                       \n"
                                                                      \n"
           "STP x0, x1, [SP, #-0x10]!
           "STP q30, q31, [SP, #-0x20]!
                                                                      \n"
           "STP q28, q29, [SP, #-0x20]!
                                                                      \n"
           "STP q26, q27, [SP, #-0x20]!
                                                                      \n"
           "STP q24, q25, [SP, #-0x20]!
                                                                      \n"
           "STP q24, q25, [SP, #-0x20]!
"STP q22, q23, [SP, #-0x20]!
"STP q20, q21, [SP, #-0x20]!
"STP q18, q19, [SP, #-0x20]!
"STP q16, q17, [SP, #-0x20]!
"STP q14, q15, [SP, #-0x20]!
"STP q12, q13, [SP, #-0x20]!
"STP q10, q11, [SP, #-0x20]!
                                                                      \n"
                                                                      \n"
                                                                      \n"
           "STP q8, q9, [SP, #-0x20]!
"STP q6, q7, [SP, #-0x20]!
            "STP q4, q5, [SP, #-0x20]!
           "STP q2, q3, [SP, #-0x20]!
            "STP q0, q1, [SP, #-0x20]!
#endif
#if __FPU_USED
                                                                      \n"
            "LDP q0, q1, [sp], #0x20
                   q2, q3, [sp], #0x20
q4, q5, [sp], #0x20
           "LDP
                                                                      \n"
           "LDP
           "LDP q6, q7, [sp], #0x20
"LDP q8, q9, [sp], #0x20
           "LDP q10, q11, [sp], #0x20
"LDP q12, q13, [sp], #0x20
           "LDP q14, q15, [sp], #0x20
"LDP q16, q17, [sp], #0x20
"LDP q18, q19, [sp], #0x20
           "LDP q20, q21, [sp], #0x20
           "LDP q22, q23, [sp], #0x20
                                                                      \n"
           "LDP q24, q25, [sp], #0x20
"LDP q26, q27, [sp], #0x20
           "LDP q28, q29, [sp], #0x20
"LDP q30, q31, [sp], #0x20
           "LDP x0, x1, [sp], #0x10
           "MSR FPCR, x0
            "MSR FPSR, x1
#endif
           "LDP x0, x1, [sp], #0x10
                                                                      \n"
            "LDP x2, x3, [sp], #0x10
                                                                      \n"
           "LDP x4, x5, [sp], #0x10
                                                                      `n"
                                                                      \n"
           "LDP x6, x7, [sp], #0x10
          "LDP x6, x7, [sp], #0x10
"LDP x8, x9, [sp], #0x10
"LDP x10, x11, [sp], #0x10
"LDP x12, x13, [sp], #0x10
"LDP x14, x15, [sp], #0x10
"LDP x16, x17, [sp], #0x10
"LDP x18, x19, [sp], #0x10
                                                                      \n"
                                                                      \n"
                                                                      \n"
           "LDP x20, x21, [sp], #0x10
"LDP x22, x23, [sp], #0x10
           "LDP x24, x25, [sp], #0x10
                                                                      \n"
           "LDP x26, x27, [sp], #0x10
                                                                      \n"
           "LDP x28, x29, [sp], #0x10
                                                                      n"
                                                                      \n"
           "LDP x30, XZR, [sp], #0x10
            "ERET
                                                                      \n"
           ::: "memory");
}
        When using FreeRTOS
        Please modify XXX/fsp/src/rm freertos port/ca/port.c (XXX= rzt, rzn) as follows.
BSP_ATTRIBUTE_STACKLESS void FIQ_Handler (void)
      /* Save volatile registers. */
       _asm volatile (
           "STP x28, x29, [SP, #-0x10]!
"STP x28, x29, [SP, #-0x10]!
"STP x26, x27, [SP, #-0x10]!
"STP x24, x25, [SP, #-0x10]!
           "STP x22, x23, [SP, #-0x10]!
            "STP x20, x21, [SP, #-0x10]!
           "STP x18, x19, [SP, #-0x10]!
            "STP x16, x17, [SP, #-0x10]!
                                                                      \n"
            "STP x14, x15, [SP, #-0x10]!
                                                                      \n"
           "STP x12, x13, [SP, #-0x10]!
                                                                      \n'
           "STP x10, x11, [SP, #-0x10]!
"STP x8, x9, [SP, #-0x10]!
```

```
x6, x7, [SP, #-0x10]!
                      x4, x5, [SP, #-0x10]!
                                                                                    \n"
                                                                                   \n"
             "STP x2, x3, [SP, #-0x10]!
             "STP x0, x1, [SP, #-0x10]!
                                                                                   \n"
#if __FPU_USED
              "MRS x0, FPCR
                                                                                   \n"
             "MRS x1, FPSR
                                                                                   \n"
\n"
                      x0, x1, [SP, #-0x10]!
              "STP
             "STP q30, q31, [SP, #-0x20]!
"STP q28, q29, [SP, #-0x20]!
"STP q26, q27, [SP, #-0x20]!
"STP q26, q27, [SP, #-0x20]!
                                                                                   \n"
                                                                                   \n"
             "STP q24, q25, [SP, #-0x20]!
"STP q22, q23, [SP, #-0x20]!
"STP q20, q21, [SP, #-0x20]!
"STP q18, q19, [SP, #-0x20]!
              "STP q16, q17, [SP, #-0x20]!
             "STP q14, q15, [SP, #-0x20]!
"STP q12, q13, [SP, #-0x20]!
             "STP q12, q13, [SP, #-0x20]!
"STP q10, q11, [SP, #-0x20]!
"STP q8, q9, [SP, #-0x20]!
"STP q6, q7, [SP, #-0x20]!
"STP q4, q5, [SP, #-0x20]!
"STP q2, q3, [SP, #-0x20]!
"STP q0, q1, [SP, #-0x20]!
             /* Save the SPSR and ELR. */
              "DSB
                            SY
              "ISB
                           SY
#if __FPU_USED
                                                                                   \n"
             "LDP q0, q1, [sp], #0x20
             "LDP q2, q3, [sp], #0x20
                                                                                   \n"
                                                                                   \n"
              "LDP
                      q4, q5, [sp], #0x20
             "LDP
                                                                                   \n"
                      q6, q7, [sp], #0x20
             "LDP q10, q11, [sp], #0x20
"LDP q10, q11, [sp], #0x20
"LDP q12, q13, [sp], #0x20
"LDP q14, q15, [sp], #0x20
                                                                                   \n"
             "LDP
                       q16, q17, [sp], #0x20
             "LDP q18, q19, [sp], #0x20
"LDP q20, q21, [sp], #0x20
             "LDP q22, q23, [sp], #0x20
             "LDP q24, q25, [sp], #0x20
                                                                                   \n"
             "LDP q26, q27, [sp], #0x20
                                                                                   \n"
             "LDP q28, q29, [sp], #0x20
"LDP q30, q31, [sp], #0x20
             "LDP
                      x0, x1, [sp], #0x10
              "MSR FPCR, x0
             "MSR FPSR, x1
#endif
             "LDP x0, x1, [sp], #0x10
"LDP x2, x3, [sp], #0x10
             "LDP x4, x5, [sp], #0x10
                                                                                   n"
             "LDP x6, x7, [sp], #0x10
"LDP x8, x9, [sp], #0x10
                                                                                   \n"
                                                                                   \n"
            "LDP x8, x9, [sp], #0x10
"LDP x10, x11, [sp], #0x10
"LDP x12, x13, [sp], #0x10
"LDP x14, x15, [sp], #0x10
"LDP x16, x17, [sp], #0x10
"LDP x18, x19, [sp], #0x10
"LDP x20, x21, [sp], #0x10
"LDP x22, x23, [sp], #0x10
"LDP x24, x25, [sp], #0x10
"LDP x26, x27, [sp], #0x10
                                                                                   \n"
             "LDP x26, x27, [sp], #0x10
"LDP x28, x29, [sp], #0x10
"LDP x30, XZR, [sp], #0x10
             ::: "memory");
       /* Save the context of the current task and select a new task to run. */
BSP ATTRIBUTE STACKLESS void Exit IRQ No Context Switch (void)
                                                                                          \n"
\n"
              "DSB
                            SY
             "ISB
                           SY
#if __FPU_USED

"LDP q0, q1, [sp], #0x20
                                                                                   \n"
             "LDP q2, q3, [sp], #0x20
```

```
"LDP q4, q5, [sp], #8x28 \n"
"LDP q6, q7, [sp], #8x28 \n"
"LDP q6, q7, [sp], #8x28 \n"
"LDP q8, q9, [sp], #8x28 \n"
"LDP q10, q11, [sp], #8x28 \n"
"LDP q10, q11, [sp], #8x28 \n"
"LDP q11, q13, [sp], #8x28 \n"
"LDP q14, q15, [sp], #8x28 \n"
"LDP q14, q15, [sp], #8x28 \n"
"LDP q18, q19, [sp], #8x28 \n"
"LDP q20, q21, [sp], #8x28 \n"
"LDP q20, q21, [sp], #8x28 \n"
"LDP q22, q23, [sp], #8x28 \n"
"LDP q24, q25, [sp], #8x28 \n"
"LDP q26, q27, [sp], #8x28 \n"
"LDP q30, q31, [sp], #8x28 \n"
"LDP x8, x1, [sp], #8x18 \n"
"MSR FPCR, x8 \n"
"MSR FPCR, x8 \n"
"MSR FPCR, x1 \n"
"LDP x8, x5, [sp], #8x18 \n"
"LDP x8, x9, [sp], #8x18 \n"
"LDP x1, x11, [sp], #8x18 \n"
"LDP x1, x15, [sp], #8x18 \n"
"LDP x2, x23, [sp], #8x18 \n"
"LDP x2, x25, [sp], #8x18 \n"
"LDP x3, x2, x25, [sp], #8x18 \n"
"LDP x3, x2, [sp], #8x18 \n"
"LDP x3, x2, x25, [sp], #8x18 \n"
"LDP x3, x2, [sp], #8x18 \n"
"LDP x3, x2, x25, [sp], #8x18 \n"
"LDP x3, x2, [sp], #8x18 \n"
"LDP x3, x2, x25, [sp], #8x18 \n"
"LDP x3, x2, [sp], #8x18 \n"
"LDP x3, x2, x25, [sp], #8x18 \n"
"LDP x3, x2, [sp], #8x18 \n"
"
```


#### No. 42 Resolved



#### No. 43 Resolved

Issue	An undefined error of r_gpt module occurs when building a project.	
Target	RZ/T2H, RZ/N2H	
Category	FSP Modules, GPT	
Description	Undefined error of "gpt_counter_underflow_isr" occurs when "Pin Output Suppo anything other than "Enabled with Extra Features" regardless of whether Pin Output	
Workaround	Please always set the "Pin Output Support" to "Enabled with Extra Features" whe r_gpt module.	en configuring
	Timer, General PWM (r_gpt)	
	Property  Common	Value
	Parameter Checking	Default (BSP)
	Pin Output Support	Enabled with Extra Features
	Write Protect Enable	Disabled
	Multiplex Interrupt	Disabled

#### No. 44



# No. 45 Resolved

Issue	Using R_GPT_DutyCycleSet() with option both pins A and B cannot work properly.
Target	RZ/T2H, RZ/T2M, RZ/T2ME, RZ/T2L
Category	FSP Modules, GPT
Description	When updating the duty cycle, GPT_IO_PIN_GTIOCA_AND_GTIOCB cannot be used to set both pins at the same time.
Workaround	To change the duty cycle during runtime, each pin must be updated separately.  Example:  R_GPT_DutyCycleSet(&g_timer0_ctrl, duty_cycle_counts, GPT_IO_PIN_GTIOCA);  R_GPT_DutyCycleSet(&g_timer0_ctrl, duty_cycle_counts, GPT_IO_PIN_GTIOCB);

# No. 46 Resolved

Issue	Parameter checking of R_ETHER_SELECTOR_Open() is not working properly.
Target	RZ/T2M, RZ/T2L, RZ/T2ME, RZ/T2H, RZ/N2L, RZ/N2H
Category	FSP Modules, ETHER_SELECTOR
Description	When using the R_ETHER_SELECTOR_Open() with parameter checking enabled, the configuration pointer is used before being assigned. This causes parameter checking to work incorrectly, sometimes leading to exceptions.
Workaround	Disable parameter checking when using ether selector module.

# No. 47 Resolved

Issue	Parameter checking feature of R_GMAC_CallbackSet() is not working.	
Target	RZ/T2M, RZ/T2L, RZ/T2ME, RZ/T2H, RZ/N2L, RZ/N2H	
Category	FSP Modules, ETHER_GMAC	
Description	Parameter check feature of R_GMAC_CallbackSet() does not work because the parameter checking macro name generated by the MDF is inconsistent with the macro referenced in the actual source code.  • Macro generated by MDF: GMAC_CFG_PARAM_CHECKING_ENABLE  • Macro used in source code: ETHER_CFG_PARAM_CHECKING_ENABLE  Note: Parameter check feature of other APIs work properly.	
Workaround	Step 1: In project Properties->Builders, uncheck DDSC Builder option (this step make user can modify "r_ether_cfg.h" file)  Step 2: In "XXX_cfg/fsp_cfg/r_ether_cfg.h"(XXX = rzt, rzn), manually add the macro definition below.  #define ETHER_CFG_PARAM_CHECKING_ENABLE ((1))	

# No. 48 Resolved

Issue	r_usb_hhid module is not working properly.				
Target	RZ/T2M, RZ/T2L, RZ/T2ME, RZ/T2H				
Category	FSP Modules, USB_HHID				
Description	It is possible that HOST does not respond to the received data because it cannot get the transfer size correctly, so even if the transfer is completed without error, it may not be successful.  In the report, when debuging with a usb analyzer, errors are reported as belows:    So				
	S				
Workaround	Please modify "rzt\fsp\src\r_usb_basic\r_usb_basic\r_usb_basic\c" line 1877 as below.  Before update:  (*p_pipe) = (uint16_t) ((*p_pipe)   (uint16_t) 1 << (pipe_no - 1));/* Start timer */  After update:  if ((((uint16_t) p_instance_ctrl->device_address) << USB_DEVADDRBIT) ==     (uint16_t) (g_usb_pipe_table[p_instance_ctrl->module_number][pipe_no].pipe_maxp & USB_DEVSEL))  {     (*p_pipe) = (uint16_t) ((*p_pipe)   (uint16_t) 1 << pipe_no); }				

# No. 49 Resolved

Issue	The secondary and later projects may not work properly when multicore with flash boot mode.
Target	RZ/T2M, RZ/T2ME, RZ/T2H, RZ/N2H
Category	FSP Modules, BSP, FreeRTOS
Description	Because the secondary and later cores are released from reset state immediately after the primary core copies the program from external flash memory to internal RAM, the secondary and later core's processing are carried out before the startup processing that should be carried out by the primary core is completed.  e.g. In multicore projects using four or more cores, the registers that control register write protection may be set on all cores, making it impossible to write to protected registers.  e.g. In FreeRTOS Blinky projects using multicore, the RTOS is run on the secondary and later cores before the global system counter is initialized on the primary core, causing it to not function properly.
Workaround	In multiprocessing, insert the loop part in described in startup_core.c of the secondary and later projects with reference to Appendix. How to Debug FSP Project with Flash Boot Mode No. 1.

RENESAS

# **Appendix. Tool Software Limitations**

This section describes the limitations regarding the tool software (e<sup>2</sup> studio, FSP SC) to create and debug FSP projects.

**Table 21 List of Tool Software Limitations** 

No	Title	Target Device					Category	
•		T2M	T2L	T2ME	Т2Н	N2L	N2H	
1	When installing, please install into the default installation folder specified by installer.	1	1	1		1		SC, FSP SC
2	Before pressing the reset button on the board, disconnect the e <sup>2</sup> studio connection first.	1	1			1		e <sup>2</sup> studio
3	An error has occurred because the program download to the NOR flash area has failed. The download is successful on the second connection.	1				1		e <sup>2</sup> studio
4	The user program cannot be stopped immediately after the device boot process.	1	1	1	1	1	1	e <sup>2</sup> studio
5	When using e <sup>2</sup> studio installer, if checking the multiple check boxes such as "View Release Notes" and so on to show information on browser, the ONLY head item of checked items is shown.	1	1			1		e <sup>2</sup> studio
6	The Memory Region Usage of ATCM displayed in the Memory Usage window of e <sup>2</sup> studio is smaller than the actual size by memory region usage of DUMMY.	1	1			1		e <sup>2</sup> studio
7	When debugging RAM execution without flash memory project with program written to flash memory, erase flash memory before debugging.	1	1	1	1	✓	✓	e <sup>2</sup> studio
8	Applying RZ/T2 FSP v.1.2.0 pack to a project that is already working with RZ/T2M FSP v.1.1.0 causes an error when connecting the debugger.	1						IAR EWARM
9	The Device Memory Usage of CPU1 in the Memory Usage window does not work properly.	1		1	1		1	e <sup>2</sup> studio
10	When adding the CallbackSet function using the Developer Assistance feature, the second argument needs to be changed.	1	1	1	1	1	1	e <sup>2</sup> studio, SC
11	In IAR EWARM 9.60.1, an error occurs when starting to debug multiprocessing projects of RAM execution without flash memory.	1		1				IAR EWARM
12	Build is failed when executed with different install path.	1	1	1	1	1	1	FSP SC
13	Unable to debug CA55 flash boot project with e <sup>2</sup> studio.				1		1	e <sup>2</sup> studio
14	Unable to restart debugging immediately after debugging ends of CA55 RAM execution without flash memory project in e <sup>2</sup> studio.				1		1	e <sup>2</sup> studio
15	Unable to re-download CA55 binary file.				1		1	IAR EWARM

No.	No. Title		Target Device					Category
		T2M	T2L	T2ME	Т2Н	N2L	N2H	
16	Unable to access the upper 32-bit address area in memory view.				1		1	e <sup>2</sup> studio
17	Unable to create a CMake project using FSP SC.	1	1	1	1	1	1	FSP SC
18	The secondary project aborts when debugging multicore with flash boot mode.	1		1	1		1	IAR EWARM
19	Build errors occur in CA55 projects when install e <sup>2</sup> studio as the Current user.				1		1	e <sup>2</sup> studio
20	Wrong core name when create a project CA55 with FSP SC.						1	FSP SC
21	Build is failed when adding the OpenAMP.				1		1	FSP SC
22	The bundle file (.sbd) may not be generated during build.	1	1	1	1	1	1	e <sup>2</sup> studio
23	When implementing CMT interrupts in RZ/T2H CR52 or RZ/N2H CR52 project, an unintended source file is displayed during debugging.				1		1	e <sup>2</sup> studio
24	The assert function does not work properly.	✓	<b>✓</b>	1	1	✓	✓	e <sup>2</sup> studio

#### No. 1 Resolved

Limitation	When installing, please install into the default installation folder specified by installer.
<b>Target Device</b>	RZ/T2M, RZ/T2L, RZ/T2ME, RZ/N2L
Category	SC, FSP SC
Description	When sharing a project between different PCs, build errors will occur if the installation folders are different.

#### No. 2 Resolved

Limitation	Before pressing the reset button on the board, disconnect the e <sup>2</sup> studio connection first.
Target	RZ/T2M, RZ/T2L, RZ/N2L
Category	e <sup>2</sup> studio
Description	If the reset button is pressed on the board while connected with e <sup>2</sup> studio, debugging will not be able to continue.

# No. 3 Resolved

Limitation	An error has occurred because the program download to the NOR flash area has failed. The download is successful on the second connection.		
Target	RZ/T2M, RZ/N2L		
Category	e <sup>2</sup> studio		
Description	If the following error is displayed when connecting the debugger or when downloading the program, click the [OK] button to close the dialog and try connecting again.    Error		


# No. 4

Limitation	The user program cannot be stopped immediately after the device boot process.
Target	RZ/T2M, RZ/T2L, RZ/T2ME, RZ/T2H, RZ/N2L, RZ/N2H
Category	e <sup>2</sup> studio
Description	Immediately after the device boot process (boot code), the program cannot be stopped at the beginning of the user program (loader program).  When debugging, please follows the guide in
	Appendix. How to Debug FSP Project with Flash Boot Mode.

#### No. 5 Invalid

Limitation	When using e <sup>2</sup> studio installer, if checking the multiple check boxes such as "View Release Notes" and so on to show information on browser, the ONLY head item of checked items is shown.		
Target	RZ/T2M, RZ/T2L, RZ/N2L		
Category	e <sup>2</sup> studio		
Description	For example, if checking "View Release Notes" check box and other check boxes on the following window, the ONLY "Release Notes" is shown, and the other contents are NOT shown.    Renease RZ/T Flexible Software Package (FSP) v1.10 with e* studio 2022-10 Setup		


#### No. 6 Resolved



#### No. 7

Limitation	When debugging RAM execution without flash memory project with program written to flash memory, erase flash memory before debugging.
Target	RZ/T2M, RZ/T2L, RZ/T2ME, RZ/T2H, RZ/N2L, RZ/N2H
Category	e <sup>2</sup> studio
Description	If you run an RAM execution without flash memory project with a program written in flash memory, it may be impossible to debug the project.
	When erasing flash memory, please follow the guide in  Appendix. How to Erase Flash Memory

#### No. 8



# No. 9

Limitation	The Device Memory Usage of CPU1 in the Memory Usage window does not work properly.			
Target	RZ/T2M, RZ/T2ME, RZ/T2H, RZ/N2H			
Category	e <sup>2</sup> studio			
Description	The Device Memory Usage in the Memory Usage window, it cannot distinguish between CPU0 and CPU1.			
	When debugging CPU1, the memory area available for CPU1 should be displayed, but the memory area available for CPU0 is incorrectly displayed.			
	ger Console Memory Usage X Memory 🕭 💸 🎚 🕑 🚭 🦂 🗆			
	Memory Region Usage Device Memory Usage			
	0x00000000 InternalRam			
	0x0007FFFF 34040/524288 byte(s) ( 6.49% )			
	0x00080000 Non-map area			
	0x000FFFFF			
	0x00100000 InternalRam			
	0x0010FFFF 28850/65536 byte(s) ( 44.02% )			
	0x00110000 Non-map area			
	0x0FFFFFFF			

#### No. 10

Limitation	When adding the CallbackSet function using the Developer Assistance feature, the second argument needs to be changed.
Target	RZ/T2M, RZ/T2L, RZ/T2ME, RZ/T2H, RZ/N2L, RZ/N2H
Category	e <sup>2</sup> studio, SC
Description	When adding the R_xxx_CallbackSet() function (xxx means any module name) using the Developer Assistance feature, the second argument does not have the correct value. Please replace the second argument with "p_callback".
	An example of SCI_SPI module, adding CallbackSet() using the Developer Assistance results in the following.
	status = R_SCI_SPI_CallbackSet(&g_spi0_ctrl, spi_callback_args_t, p_context, p_callback_memory);
	It needs to replace the second argument with "p_callback".
	status = R_SCI_SPI_CallbackSet(&g_spi0_ctrl, p_callback, p_context, p_callback_memory);

# No. 11 Moved to 5.3.3.2 Build for Multiprocessing No. 2-iv

Limitation	In IAR EWARM 9.60.1, an error occurs when starting to debug multiprocessing projects of RAM execution without flash memory.		
Target	RZ/T2M, RZ/T2ME		
Category	IAR EWARM		
Description	When IAR EWARM 9.60.1 is used, there is no defined value required for debugging CPU1 project, and an error occurs when debugging begins.  In EWARM 9.60.1, when debugging projects of multiprocessing, it is necessary to add "macro_param cpu1_enable=1" in the "command line options (one per line)" of CPU1 project.    Continue Checking   Contract		

#### No. 12

NO. 12			
Limitation	Build is failed when executed with different install path		
Target	RZ/T2M, RZ/T2L, RZ/T2ME, RZ/T2H, RZ/N2L, RZ/N2H		
Category	FSP SC		
Description	If install path of FSP SC is different between creating project and executing project, build of a project is failed.		
	Please reselect the execution path by following the steps below.		
	1. Launch FSP SC.		
	2. Close the window to create a new project.		
	3. Click on File -> Open and select configuration.xml in your project.		
	4. Click "Generate Project Content".		
	5. Save the project and close FSP SC.		
	6. Open the project with EWARM.		

#### No. 13 Resolved

Limitation	Unable to debug CA55 flash boot project with e <sup>2</sup> studio.	
<b>Target Device</b>	RZ/T2H(CA55), RZ/N2H(CA55)	
Category	e <sup>2</sup> studio	
Description	When debugging with e <sup>2</sup> studio, the CA55 Core0 system reset is not performed.  Therefore, the program in the external flash is not copied to the internal RAM, and it cannot be operated correctly.  Please check the operation with the RAM execution without flash memory project.	


#### No. 14 Resolved

Limitation	Unable to restart debugging immediately after debugging ends of CA55 RAM execution without flash memory project in e2 studio.	
<b>Target Device</b>	RZ/T2H(CA55), RZ/N2H(CA55)	
Category	e <sup>2</sup> studio	
Description	When debugging with e <sup>2</sup> studio, the CA55 Core0 system reset is not performed.  Therefore, after debugging is complete, if you want to run the debug again, press the reset button (red) on the board.	


#### No. 15

Limitation	Unable to re-download CA55 binary file.	
<b>Target Device</b>	RZ/T2H(CA55), RZ/N2H(CA55)	
Category	IAR EWARM	
Description	If you download the CA55 binary file, then download it again, the process never finishes.  To avoid this issue, you need to erase the flash from the CR52 flash boot project.	


No. 16 Resolved



#### No. 17 Resolved



#### No. 18



# No. 19

Limitation	Build errors occur in CA55 projects when install e <sup>2</sup> studio as the Current user.	
<b>Target Device</b>	RZ/T2H(CA55), RZ/N2H(CA55)	
Category	e <sup>2</sup> studio	
Description	If you install e <sup>2</sup> studio as the Current user, an error will occur when building a CA55 project. As a workaround, install e <sup>2</sup> studio as All Users.	


# No. 20 Resolved

Limitation	Wrong core name when create a project CA55 with FSP SC.		
Target Device	RZ/N2H(CA55)		
Category	FSP SC		
Description	When you create a project CA55 with FSP SC the device name is shown as "CR52_0" in buildinfo.ipcf even though you select CA55 core.  Device Selection  FSP version: 2.1.0-tc.0  Board: RZN2H Evaluation Board (RAM execution without flash memory)		


# No. 21

Limitation	Build is failed when adding the OpenAMP.	
<b>Target Device</b>	RZ/T2H, RZ/N2H	
Category	FSP SC	
<b>Description</b> When adding OpenAMP in Stacks tab, source browser occurs error and build is failed due conflict of same file name.		
	After clicking the Generate Project Content button in the FSP SC, please move the files listed below from the "Component" group to another group in [project name]/buildinfo.ipcf. <path>rzt/linaro/libmetal/lib/device.c</path> <path>rzt/linaro/libmetal/lib/init.c</path> <path>rzt/linaro/libmetal/lib/io.c</path> <path>rzt/linaro/libmetal/lib/log.c</path> <path>rzt/linaro/libmetal/lib/log.c</path> <path>rzt/linaro/libmetal/lib/shmem.c</path> <path>rzt/linaro/libmetal/lib/shmem.c</path> topath>rzt/linaro/libmetal/lib/shmem.c	

No. 22



#### No. 23 Resolved



# No. 24

Limitation	The assert function does not work properly.	
<b>Target Device</b>	RZ/T2M, RZ/T2L, RZ/T2ME, RZ/T2H(CR52), RZ/N2L, RZ/N2H(CR52)	
Category	e <sup>2</sup> studio	
Description	Executing the assert function causes a transition to ARM mode.  Since most FSP instructions are Thumb instructions, the following behavior occurs:  1. The instruction is fetched.  2. Prefetch_Handler is called.  3. By default, Prefetch_Handler has no implementation, so the program resumes without stopping, returning to the address of the original instruction plus 4.  4. It returns to step 1.  This loop repeats infinitely. Caution is required because any ARM instructions present within the loop will be executed.  As a countermeasure, implement the following function as a user function:    void _assert_func (const char * file, int line, const char * func, const char * expr) {	

### Appendix. How to Debug FSP Project with Flash Boot Mode

Various flash boot modes exist depending on the device, FSP supports xSPI, NOR flash, eSD and eMMC boot modes. The method for programming projects with xSPI or NOR flash boot mode to flash memory is the same as the RAM execution without flash memory explained in the main chapters, using IDE (e² studio or IAR EWARM). This chapter explains the precautions for debugging in such cases. For eSD and eMMC boot modes, tools other than the IDE are required when programming to external flash memory devices. Please refer to the FSP Documentation for details on creating image files, the programming process, and debugging procedures.

- eSD boot (<u>RZT</u>, <u>RZN</u>)
- eMMC boot (<u>RZT</u>, <u>RZN</u>)

When debugging FSP projects with flash boot modes, the program cannot be stopped at the beginning of the user program (loader program). Furthermore, there may be limitations depending on your IDE or device.

Please note the following point to debug the user program from its beginning.

#### 1. (Both e<sup>2</sup> studio and IAR EWARM) Insert the loop part in startup core.c.

When debugging is started, the debugger stops the user program (loader program) a few hundred milliseconds or more after the device boot process (boot code). If using e<sup>2</sup> studio, the PC (program counter) is replaced at the entry point (first line in **system\_init()** function) after the debugger stops, otherwise, the PC points the address of somewhere in the user program.

#### Note for multiprocessing projects:

Only the primary project requires the following step. No modification is required for the secondary or subsequent projects.

When debugging the program immediately after the boot process, insert the loop part in

• src/hal\_entry.c

Core	Boot mode*	Content to insert at the first line of R BSP WarmStart StackLess() function
CR52	xSPI NOR flash	BSP_ATTRIBUTE_STACKLESS void R_BSP_WarmStart_StackLess (void)  {     /* The very beginning of the startup process. */ #if 1 // Software loops are only needed when debugging.    asm volatile (         " mov r0, #0
CA55	xSPI	<pre>#if (0 == BSP_LP64_SUPPORT)     _asm volatile ("BX lr");  BSP_ATTRIBUTE_STACKLESS void R_BSP_WarmStart_StackLess (void) {     /* The very beginning of the startup process. */ #if 1 // Software loops are only needed when debugging.     _asm volatile (</pre>

<sup>\*</sup> Since eSD and eMMC boot modes require different numbers of loops, please refer to FSP Documentation.



#### Note:

The required waiting time varies in proportion to the size of the executable file of the project using FSP. Therefore, when the executable file size is large, the number of loop processes added above should be adjusted.

In this process, the loop count is expressed in hexadecimal, and the 32-bit loop count is divided into upper 16-bit and lower 16-bit and set in a general-purpose register. The following shows the procedure for changing the loop count of CR52 core from 50000000 to 100000000, which is twice the number of loops.

- 1. Convert the loop count from decimal to hexadecimal. 100000000d = 0x5f5 e0ff
- 2. Replace the operand of movw\* to the lower 16-bit value. movw r1, #0xe0ff
- 3. Replace the operand of movt\* to the upper 16-bit value. movt r1, #0x5f5
- \* In CA55 core, opcodes are different.

#### 2. (IAR EWARM) (RZ/N2H Only) Override the board files.

When RZ/N2H in xspi boot mode, it's required to override the .board files for RZ/T2H (FlashRZT2H\_EVB\_A55.board, FlashRZT2H\_EVB\_R52.board) to flash the board.

Please reselect the execution path by following the steps bellow:

- i. Click on **Project** and then click on **Option...** to open project option window.
- ii. Select **Debugger** category and **Download** Tab.
- iii. Enable "Override default .board file"
- iv. Select path to override the .board files for RZ/T2H
  - CR52 project: TOOLKIT\_DIR\$\config\flashloader\Renesas\FlashRZT2H\_EVB\_R52.board
  - CA55 project: TOOLKIT\_DIR\$\config\flashloader\Renesas\FlashRZT2H\_EVB\_A55.board




Figure 109: Project Options – Debugger (RZ/N2H Only)

### Appendix. How to Erase Flash Memory

If you run RAM execution without flash memory project with a program written in flash memory, it may be impossible to debug the project.

Please erase flash memory by following steps depending on your IDE (e<sup>2</sup> studio or IAR EWARM) before running the project.

#### 1. e<sup>2</sup> studio

If you would like to erase the flash memory on the board using J-Link Commander, execute the following steps.

- i) Set the switch for boot mode on RSK to correspond to the area to be erased.
- ii) Open the J-Link Commander.

```
SEGGER J-Link Commander V7.88d (Compiled May 24 2023 15:25:20)
DLL version V7.88d, compiled May 24 2023 15:23:44

Connecting to J-Link via USB...O.K.
Firmware: J-Link 0B-S124 compiled Jun 20 2023 17:09:11
Hardware version: V1.00
J-Link uptime (since boot): 0d 00h 23m 51s
S/N: 839005188

USB speed mode: Full speed (12 MBit/s)
VTref=3.300V

Type "connect" to establish a target connection, '?' for help
J-Link>_
```

Figure 110: Launch J-Link Commander

- iii) First, type "connect" to establish a target connection and press enter.

  Next, specify the connection conditions as follows.
  - Device> (Device type name)

Table 22 Device Type	Name on Renesas Board
----------------------	-----------------------

Board	Device type name
RSK + RZT2M	R9A07G075M24_CPU0
RSK + RZT2L	R9A07G074M04
RSK + RZT2ME	R9A07G075M29_CPU0
RZT2H Evaluation Board	R9A09G077M44_R52_0
RSK + RZ/N2L	R9A07G084M04
RZN2H Evaluation Board	R9A09G087M44_R52_0

- TIF>S
- Speed> (Default: press enter without inputting any data)

```
J-Link Commander V7.88d — 

Type "connect" to establish a target connection, '?' for help J-Link>connect
Please specify device / core. <Default>: R9A07G075M24_CPU0
Type '?' for selection dialog
Device>R9A07G075M24_CPU0
Please specify target interface:
    J) JTAG (Default)
    S) SWD
    T) cJTAG
TIF>S
Specify target interface speed [kHz]. <Default>: 4000 kHz
Speed>
Device "R9A07G075M24_CPU0" selected.
```

Figure 111: Initial Setup for Connecting to the Device

After that, confirm the message "Cortex-R52 identified." is displayed.

Figure 112: Message of Device Core Identification

- iv) Use the commands below to enable flash erase and erase the flash memory.
  - J-Link>exec EnableEraseAllFlashBanks
  - J-Link>erase (Start address), (Endaddress)

Board	Boot mode	External address space to be used	Start address	End address
RSK + RZT2M,	xSPI0 x1	xSPI0 CS0	0x60000000	0x63FFFFFF
RSK + RZT2ME	16-bit bus	CS0	0x70000000	0x71FFFFFF
RSK + RZT2L	xSPI0 x1	xSPI0 CS0	0x60000000	0x63FFFFFF
	xSPI1 x1	xSPI1 CS0	0x68000000	0x68FFFFFF
RZT2H Evaluation Board	xSPI0 x1	xSPI0 CS0	0x40000000	0x47FFFFFF
	xSPI1 x1	xSPI1 CS0	0x50000000	0x57FFFFFF
RSK + RZN2L	xSPI0 x1	xSPI0 CS0	0x60000000	0x63FFFFFF
	16-bit bus	CS0	0x70000000	0x71FFFFFF
RZN2H Evaluation Board	xSPI0 x1	xSPI0 CS0	0x40000000	0x47FFFFFF
	xSPI1 x1	xSPI1 CS0	0x50000000	0x57FFFFFF

Table 23 External Address Space to Be Used in Each Boot Mode

```
Zone: "APO" Description: MEM-AP (APB-AP)
Zone: "AP1" Description: MEM-AP (APB-AP)
Zone: "AP2" Description: MEM-AP (AXI-AP)
Zone: "AP2" Description: MEM-AP (AXI-AP)
Cortex-R52 identified.
J-Link>exec EnableEraseAllFlashBanks
J-Link>erase 0x60000000,0x63ffffff
```

Figure 113: Specify Erase Range

After that, confirm the message "Erasing done." is displayed.

```
Reset: Halt core immediately after reset using reset catch.
Authenticated device detected. Skipping authentication process.

OCDREG_STATUS: 0x00000001
Disabled core power detected.
Enabling debug mode...
ResetTarget() end - Took 240ms
Erasing selected range...
J-Link: Flash download: Total time needed: 250.391s (Prepare: 0.603s, Compare: 0.000s, Erase: 249.551s, Program: 0.000s, Verify: 0.000s, Restore: 0.237s)
J-Link: Flash download:
Flash sectors within Range [0x600000000 - 0x63FFFFFF] deleted.
Erasing done.
J-Link>
```

Figure 114: Message of Flash Memory Erase Complete

v) Enter "q" to exit J-Link Commander.

#### 2. IAR EWARM

If you want to erase the flash memory on the board using IAR EWARM, execute the following steps. If the asymmetric multicore setting is enabled, the erase function cannot be used; it must be disabled.

Disable asymmetric multicore setting:

- a. Click Project > Options....
- b. Click **Debugger** > **Multicore** and select **Disable** in Asymmetric multicore.
- i) Set the switch for boot mode on the board to correspond to the area to be erased.
- ii) Open the workspace of a project. xxx.eww




Figure 115: Open Workspace for IAR EWARM

iii) Select "Project" -> "Download" -> "Erase memory".




Figure 116: Select Erase memory Command

iv) Select erase memory space.




Figure 117: Select Erase Memory Space

v) After the following dialog appears, erasing of the flash is complete if no error occurs.




Figure 118: Screen During Erasing




Figure 119: Message of Flash Memory Erase Complete

### Appendix. How to Change Boot Mode of FSP Project

When the boot mode of the project is changed, the Pin Configuration needs to be recreated.

It also needs to rename and save the pin configuration to retain the original one before changing the boot mode.

For example, one of specific cases in which re-configure is necessary is when a RAM execution without flash memory project is changed to flash boot mode (xSPI0 x1 boot mode and others).

Please change the boot mode by following steps.

#### Note for FSP version earlier than v1.3.0:

If the FSP version of your project is earlier than FSP v1.3.0, change it to FSP v1.3.0 before doing the following steps.

- 1. Rename and save the current Pin Configuration in the **Pins** tab.
  - How to rename Pin Configuration: Click "Manage Configurations..."




Figure 120: How to Rename Pin Configuration

2. Change the boot mode in the **BSP** tab. (The board must be the same as before the change.)




Figure 121: Change the Boot Mode in the BSP Tab

3. Close Configuration and reopen it.




Figure 122: Close Configuration and reopen

4. Uncheck "Generate data" in the **Pins** tab.




Figure 123: Uncheck Generate data in the Pins Tab

5. Select the regenerated configuration for the board.




Figure 124: Select the Regenerated Configuration for the Board

6. Check "Generate data" again and enter "g\_bsp\_pin\_cfg" as the name.




Figure 125: Check Generate data again

# Appendix. How to Create and Debug FSP Projects for Multiprocessing in All Cases for e<sup>2</sup> studio

4 Tutorial: Your First RZ/T2, RZ/N2 MPU Project – Blinky describes how to create and debug a project in e<sup>2</sup> studio for RAM execution of a single core process using CR52\_0 and multiprocessing processes where CR52\_0 is the primary core. This chapter describes project creation and debugging methods in e<sup>2</sup> studio applicable to other boot modes and core combinations.

If the procedure is preceded by (XXX), it is executed only if the condition is met.

(RAM exec): The boot mode used in the project is RAM execution without flash memory.

(Flash boot): The boot mode used in the project is NOR flash boot mode or xSPI flash boot mode.

(CR52): The core used in the project is CR52.

(CA55): The core used in the project is CA55.

(Different core types in N and M): In multiprocessing, the different type of cores in the N and M projects (N, M = pri(primary), sec(secondary), ter(tertiary)).

(N is CR52 and M is CA55): In multiprocessing, a CR52 core is used in N project and a CA55 core is used in M project (N, M = pri(primary), sec(secondary), ter(tertiary)).

### Multiprocessing with 2 cores

- 1. Create a primary project according to the procedures in 4.3 Create a New Project for Blinky.
  - (RZ/T2H CA55 Core1 and RZ/N2H CA55 Core1) To blink the LED on the RZ/T2H CA55 Core1 and RZ/N2H CA55 Core1, you need to change the pin configuration of the primary project in the Smart Configurator as follows.
    - i. After creating the primary project in 4.3 Create a New Project for Blinky No. 11, set the pins before clicking **Generate Project Content**.
    - ii. In Pins tab of FSP configuration, click Pin Selection -> Peripherals -> Connectivity:SDHI -> SDHI1
    - iii. Change the value of SD1\_PWEN to None.
    - iv. In Pins tab of FSP configuration, click **Pin Selection** -> **Ports** -> **P08** -> **P08** 5.
    - v. Change the value of Symbolic Name to LED3.
    - vi. Change the value of Mode to Output mode (Low & Not Into Input)
- 2. (Flash boot) Insert the loop part in startup\_core.c of the primary project with reference to Appendix. How to Debug FSP Project with Flash Boot Mode.
- 3. Build the primary project according to the procedures in 4.4.1 Build.
- 4. Create a secondary project using the bundle file (.sbd) of the primary project according to the procedures in 4.3 Create a New Project for Blinky.
- 5. Build the secondary project according to the procedures in 4.4.1 Build. By configuring the following additional setting for the secondary project before building it, configuration of prebuild.sh (No. 6) for the primary project is not required.
  - (Flash boot) (Different core types in pri and sec)
    - (pri is CA55 and sec is CR52) The following additional properties must be set.
      - In the Properties window of the secondary project, click C/C++ Build > Environment > Add and set it as follows:
        - a. Name: AARCH64 OBJCOPY
        - b. Value: C:[e² studio installation folder path]\toolchains\gcc\_arm\_aarch64\10\_2021\_07\gcc-arm-10.3-2021.07-mingw-w64-i686-aarch64-none-elf\bin\
          - Be careful not to forget to add the trailing backslash.
          - This is the path to the folder where "aarch64-none-elf-ld.exe" is saved.
      - ii. Skip No. 6 to configuration of prebuild.sh and proceed to No. 7.
    - (pri is CR52 and sec is CA55) No need to set additional properties. Skip No. 6 to configuration of prebuild.sh and proceed to No. 7.






Figure 126 e<sup>2</sup> studio Build Setting for the Secondary Project (Flash boot) (pri is CA55 and sec is CR52) (Part 1)




Figure 127 e<sup>2</sup> studio Build Setting for the Secondary Project (Flash boot) (pri is CA55 and sec is CR52) (Part 2)

• (Flash boot) The following object files are output to the Debug folder of the secondary project.

Table 24 Object files Output to the Debug Folder of the Secondary Project

Device	Project core	Object files	Note
RZ/T2M	CR52	secondary_CR52.o	
RZ/T2ME		secondary_noncache_CR52.o	When using a noncache sections
RZ/T2H RZ/N2H	CR52	secondary_atcm_CR52_0.o	For CR52 CPU0
		secondary_btcm_CR52_0.o	For CR52 CPU0
		secondary_atcm_CR52_1.o	For CR52 CPU1
		secondary_btcm_CR52_1.o	For CR52 CPU1
		secondary_systemram_CR52.o	For a multi-core project with 3 or more cores
		secondary_CR52.o	When placing a program in System SRAM instead of TCM
		secondary noncache CR52.o	When using a noncache sections
	CA55	secondary_CA55.o	
		secondary noncache CA55.o	When using a noncache sections

- 6. (Flash boot) (Different core types in pri and sec) The following additional properties must be set.
  - i. In the Properties window of the primary project, click C/C++ Build > Settings > Build Steps.
  - ii. Add Command(s) at Pre-build steps.
    - sh ../script/prebuild.sh ../../[the secondary project name]/Debug




Figure 128 e<sup>2</sup> studio Build Setting for the Primary Project (Flash Boot) (Different core types in pri and sec)

7. (Flash boot) (Different core types in pri and sec) Build the primary project according to the procedures in 4.4.1 Build. The following object files are output to the Debug folder of the secondary project. If No. 6 is skipped, these files will be generated during the secondary project build in No. 5.

Table 25 Object files Output to the Debug Folder of the Secondary Project

Primary	Secondary	Object files	Note
project core	project core		
CA55	CR52	secondary atcm aarch64 CR52 0.o	For CR52 CPU0
		secondary btcm aarch64 CR52 0.o	For CR52 CPU0
		secondary atcm aarch64 CR52 1.o	For CR52 CPU1
		secondary btcm aarch64 CR52 1.o	For CR52 CPU1
		secondary_systemram_aarch64_CR52.o	For a multi-core project with 3 or more
			cores
		secondary_aarch64_CR52.o	When placing a program in System
			SRAM instead of TCM
		secondary_aarch64_noncache_CR52.o	When using a noncache sections
CR52	CA55	secondary_aarch32_CA55.o	
		secondary_noncache_aarch32_CA55.o	When using a noncache sections

- 8. (Flash boot) Set the following additional properties to the primary project.
  - i. In the Properties window of the primary project, click C/C++ Build > Settings > Tool Settings > Cross ARM C Linker > Miscellaneous.
  - ii. Set file paths of object files in the secondary project to **Other objects**.

Device	Primary project core	Secondary project core	File path	Note
RZ/T2M RZ/T2ME	CR52 CPU0	CR52 CPU1	\$\{\text{workspace_loc:/Blinky_cpu1_secondary/Debug/secondary_CR52.o}\}	
			\$\{\text{workspace_loc:/Blinky_cpu1_secondary/Debug/secondary_noncache_CR52.o}\}	Import only if file is output
RZ/T2H RZ/N2H	CR52 CPU0	CR52 CPU1	\$\{\text{workspace_loc:/Blinky_cpu1_secondary/Debug/seco} \text{ndary_atcm_CR52_1.o}\}	
			\$\{\text{workspace_loc:/Blinky_cpu1_secondary/Debug/secondary_btcm_CR52_1.o}\}	
			\$\{\text{workspace_loc:/Blinky_cpu1_secondary/Debug/secondary_noncache_CR52.o}\}	Import only if file is output
	CA55 Core0	CA55 Core1	\${workspace_loc:/Blinky_cpu1_secondary/Debug/secondary CA55.o}	
			\$\{\text{workspace_loc:/Blinky_cpu1_secondary/Debug/seco} \text{ndary noncache CA55.o}\}	Import only if file is output




Figure 129 e<sup>2</sup> studio Build Setting for the Primary Project (Part 1)




Figure 130 e<sup>2</sup> studio Build Setting for the Primary Project (Part 2)

9. (Flash boot) Build the primary project.

Debug the projects according to the procedures in 0

- 10. Debug and Run for Multiprocessing.
  - Check the debug configuration in the No. 3 procedure of 4.5.2 Debug Steps.

Item	Project core	Primary pr	Primary project		Secondary or later project		
		RAM exec	Flash boot	RAM exec	Flash boot		
Reset at the beginning of connection	CR52 CPU0	Yes		No			
	CA55 Core0						
	Other cores			Yes			
Reset after download	-	No	Yes	No			
Set CPSR(5bit) after download	CR52 CPU0	Yes	No	Yes			
	Other cores	No		No			
Prevent Releasing the Reset of the CM3 Core	CR52 CPU1	-		Yes			

Table 27 e<sup>2</sup> studio Debug Configurations for Multiprocessing




Figure 131 e<sup>2</sup> studio Debug Configurations for Multiprocessing

(Flash boot) The flash boot mode differs from RAM execution without flash memory.
 Both the primary and secondary project binaries are downloaded to the device when connecting debugger with the primary project.

- 11. When changing the project and debugging it again, follow these steps.
  - i. Build the primary project (No. 3).
  - ii. Build the secondary project (No. 5).
  - (Flash boot) Right-click on the primary project and select Clean Project. iii.
  - iv. (Flash boot) Build the primary project again (No. 9).
  - Debug the projects (No. 0). v.

### Multiprocessing with 3 or more cores

This section shows how to perform multi-core debugging using three cores. If more than 4 cores are used, add the process of creating a project, building it and one previous project after No. 3.

- 1. Create and build the primary and secondary projects according to Multiprocessing with 2 cores No. 1 to No. 6.
- 2. Create a tertiary project using the bundle file (.sbd) of the secondary project according to the procedures in 4.3 Create a New Project for Blinky.
- 3. Build the tertiary project according to the procedures in 4.4.1 Build. By configuring the following additional setting for the tertiary project before building it, configuration of prebuild.sh (No. 4) for the tertiary project is not required.
  - (Flash boot) (Different core types in pri and ter)
    - (pri is CA55) The following additional properties must be set.
      - i. In the Properties window of the tertiary project, click C/C++ Build > Environment > Add and set it as follows:
        - a. Name: AARCH64 OBJCOPY
        - b. Value: C:[e² studio installation folder path]\toolchains\gcc\_arm\_aarch64\10\_2021\_07\gcc-arm-10.3-2021.07-mingw-w64-i686-aarch64-none-elf\bin\
          - Be careful not to forget to add the trailing backslash.
          - This is the path to the folder where "aarch64-none-elf-ld.exe" is saved.
      - ii. Skip No. 4 to configuration of prebuild.sh and proceed to No. 5.

#### Note:

When the primary core is CA55, it is necessary to compare the core type of the primary core with the core type currently being build (third or later), and if the core types are different, properties need to be added. As an example, when building fifth core, compare the core types of primary and fifth cores.

- (pri is CR52) No need to set additional properties. Skip No. 4 to configuration of prebuild.sh and proceed to No. 5.
- (Flash boot) The following object files are output to the Debug folder of the secondary project.

Table 28 Object files Output to the Debug Folder of the Secondary Project

Device	Project core	Object files	Note
RZ/T2H	CR52	secondary_atcm_CR52_0.o	For CR52 CPU0
RZ/N2H			
		secondary_btcm_CR52_0.o	For CR52 CPU0
		secondary_atcm_CR52_1.o	For CR52 CPU1
		secondary_btcm_CR52_1.o	For CR52 CPU1
		secondary_systemram_CR52.o	For a multi-core project with 3 or more cores
		secondary_CR52.o	When placing a program in System SRAM
			instead of TCM
		secondary noncache CR52.o	When using a noncache sections
	CA55	secondary_CA55.o	
		secondary noncache CA55.o	When using a noncache sections

4. (Flash boot) (pri is CR52) (Different core types in sec and ter) or (Flash boot) (pri is CA55) (Different core types in pri and ter)

The following additional properties must be set.

- i. In the Properties window of the secondary project, click C/C++ Build > Settings > Build Steps.
- ii. Add Command(s) at Pre-build steps. sh ../script/prebuild.sh ../../[the tertiary project name]/Debug



5. (Flash boot) (Different core types in sec and ter) Build the secondary project according to the procedures in 4.4.1 Build. The following object files are output to the Debug folder of the tertiary project. If No. 4 is skipped, these files will be generated during the secondary project build in No. 3.

Table 29 Object files Output to the Debug Folder of the Tertiary Project

Secondary	Tertiary	Object files	Note
project core	project core		
CA55	CR52	secondary atcm aarch64 CR52 0.o	For CR52 CPU0
		secondary btcm aarch64 CR52 0.o	For CR52 CPU0
		secondary atcm aarch64 CR52 1.o	For CR52 CPU1
		secondary btcm aarch64 CR52 1.o	For CR52 CPU1
		secondary_systemram_aarch64_CR52.o	For a multi-core project with 3 or more
			cores
		secondary_aarch64_CR52.o	When placing a program in System
			SRAM instead of TCM
		secondary_aarch64_noncache_CR52.o	When using a noncache sections
CR52	CA55	secondary_aarch32_CA55.o	
		secondary noncache aarch32 CA55.o	When using a noncache sections

- 6. (Flash boot) Set the following additional properties to the secondary project.
  - i. In the Properties window of the secondary project, click C/C++ Build > Settings > Tool Settings > Cross ARM C Linker > Miscellaneous.
  - ii. Set file paths of object files in the tertiary project to **Other objects**.

Table 30 Example of File Paths to Be Set to Other Objects for the Secondary Project

Device	Primary project	Secondary project	Tertiary project	File path	Note
	core	core	core		
RZ/T2H RZ/N2H	CA55 Core0	CR52 CPU0	CR52 CPU1	\${workspace_loc:/Blinky_tertiary/Debug/secon dary noncache CR52.o}	Import only if file is output*
102//10211	CR52 CPU0	CA55 Core0	CA55 Core1	\$\{\text{workspace_loc:/Blinky_tertiary/Debug/secondary CA55.o}\}	The is output
	Croo	Coreo	Colei	\$\{\text{workspace_loc:/Blinky_tertiary/Debug/secon}} \] dary noncache CA55.0}	Import only if file is output
	CR52 CPU0	CR52 CPU1	CA55 Core0	\${workspace_loc:/Blinky_tertiary/Debug/secon dary aarch32 CA55.o}	
				\$\{\text{workspace_loc:/Blinky_tertiary/Debug/secon dary_noncache_aarch32_CA55.o}\}	Import only if file is output

<sup>\*</sup> Object files for TCM such as secondary\_atcm\_CR52\_1.0 will not work properly if they are imported into a project other than the primary project. Even object files from tertiary projects must be imported into the primary project.

7. (Flash boot) Build the secondary project.

8. (Flash boot) Set the following additional properties to the primary project.

Table 31 Example of File Path to Be Set to Other Objects for the Primary Project

Device	Primary project core	Secondary project core	Tertiary project core	File path	Note
RZ/T2H RZ/N2H	CA55 Core0	CR52 CPU0	CR52 CPU1	\${workspace_loc:/Blinky_secondary/Debug/sec ondary atcm_aarch64_CR52_0.o}	
				\${workspace_loc:/Blinky_secondary/Debug/sec ondary btcm_aarch64_CR52_0.o}	
				\${workspace_loc:/Blinky_secondary/Debug/sec ondary_noncache_aarch64_CR52.o}	Import only if file is output
				\${workspace_loc:/Blinky_tertiary/Debug/secon dary_atcm_aarch64_CR52_1.o}	
				\${workspace_loc:/Blinky_tertiary/Debug/secon dary btcm_aarch64_CR52_1.o}	
	CR52 CPU0	CA55 Core0	CA55 Core1	\${workspace_loc:/Blinky_secondary/Debug/sec ondary aarch32 CA55.o}	
				\${workspace_loc:/Blinky_secondary/Debug/sec ondary noncache aarch32 CA55.o}	Import only if file is output
	CR52 CPU0	CR52 CPU1	CA55 Core0	\${workspace_loc:/Blinky_secondary/Debug/sec ondary_atcm_CR52_1.o}	
				\${workspace_loc:/Blinky_secondary/Debug/sec ondary_btcm_CR52_1.o	
				\${workspace_loc:/Blinky_secondary/Debug/sec ondary_systemram_CR52.o}	
				\${workspace_loc:/Blinky_secondary/Debug/sec ondary_noncache_CR52.o}	Import only if file is output

#### Note:

If the primary project is CA55 and the secondary and tertiary projects are CR52, the following additional properties must be set.

- i. In the Properties window of the primary project, click C/C++ Build > Settings > Build Steps.
- ii. Add Command(s) at Pre-build steps. sh ../script/prebuild.sh ../../[the secondary project name]/Debug && sh ../script/prebuild.sh ../../[the tertiary project name]/Debug
- 9. (Flash boot) Build the primary project.
- 10. Debug the projects according to the procedures in Multiprocessing with 2 cores No. 10. Connections are made in the order primary, secondary, tertiary. The tertiary project is connected in the same procedure as secondary project.
- 11. When changing the project and debugging it again, follow these steps.
  - i. Build the primary project (Multiprocessing with 2 coresMultiprocessing with 2 cores No. 3).
  - ii. Build the secondary project (Multiprocessing with 2 cores No. 5).
  - iii. Build the tertiary project (Multiprocessing with 3 or more coresMultiprocessing with 3 or more cores No. 3).
  - iv. (Flash boot) Right-click on the secondary project and select Clean Project.
  - v. (Flash boot) Build the secondary project (Multiprocessing with 3 or more cores No. 7).
  - vi. (Flash boot) Right-click on the primary project and select Clean Project.
  - vii. (Flash boot) Build the primary project again (Multiprocessing with 3 or more cores No. 9).
  - viii. Debug the projects (Multiprocessing with 3 or more cores No. 10).

# Appendix. How to Create and Debug FSP Projects for Multiprocessing in All Cases for IAR EWARM

5.3 Using FSP SC with IAR EWARM describes how to create in FSP SC and debug a project in IAR EWARM for RAM execution of a single core process using CR52\_0 and multiprocessing processes where CR52\_0 is the primary core. This chapter describes project creation in FSP SC and debugging methods in IAR EWARM applicable to other boot modes and core combinations.

If the procedure is preceded by (XXX), it is executed only if the condition is met.

(RAM exec): The boot mode used in the project is RAM execution without flash memory.

(Flash boot): The boot mode used in the project is NOR flash boot mode or xSPI flash boot mode.

(CR52): The core used in the project is CR52.

(CA55): The core used in the project is CA55.

### Multiprocessing with 2 cores

- 1. Create projects according to the procedures in 5.3.2 Create a New Project.
  - (RZ/T2H CA55 Core1 and RZ/N2H CA55 Core1) To blink the LED on the RZ/T2H CA55 Core 1 and RZ/N2H CA55 Core1, you need to change the pin configuration of the primary project in the FSP SC as follows.
    - i. In 5.3.2 Create a New Project No. 14, set the pins before clicking Generate Project Content.
    - ii. In Pins tab of FSP configuration, click Pin Selection -> Peripherals -> Connectivity:SDHI -> SDHI1
    - iii. Change the value of SD1 PWEN to None.
    - iv. In Pins tab of FSP configuration, click Pin Selection -> Ports -> P08 -> P08 5.
    - v. Change the value of Symbolic Name to LED3.
    - vi. Change the value of Mode to Output mode (Low & Not Into Input)
- 2. (Flash boot) Insert the loop part in startup\_core.c of the primary project with reference to Appendix. How to Debug FSP Project with Flash Boot Mode. For RZ/N2H, the board file override is also required.
- 3. Build the primary project according to the procedures in 5.3.3.2 Build for Multiprocessing No. 1.
- 4. Create a secondary project using the bundle file (.sbd) of the primary project according to the procedures in 5.3.2 Create a New Project.
- 5. The following additional properties must be set.
  - i. Click **Project > Options...**.
  - ii. (Flash boot) Click Build Actions > Build Actions Configuration > New and set it as follows:
    - a. Command line
      - ielftool --bin-multi=0x0-0x7FFFF;0x102000-0x10FFFF;\_region\_CACHE\_start\_\_ region\_CACHE\_end\_\_;\_region\_NONCACHE\_INIT\_start\_\_ region\_NONCACHE\_INIT\_end\_\_\$TARGET\_BPATH\$.bin
    - b. Build order
      - Run after linking






Figure 132 IAR EWARM Project Options for the Secondary Project in Flash Boot Mode

- 6. Build the secondary project according to the procedures in 5.3.3.2 Build for Multiprocessing No. 2.
  - (Flash boot) The following binary files are output to the Debug\Exe folder of the secondary project.

Table 32 Binary Files Output to the Debug\Exe folder of the Secondary Project

Device	Project	Binary files	Note
	core		
RZ/T2M	CR52	xxxxx-yyyyy.bin	Binary files of programs placed in cache section of System SRAM.
RZ/T2ME		xxxxx-zzzzz.bin	Binary files of programs placed in noncache section of System SRAM. When using a noncache sections.
RZ/T2H RZ/N2H	CR52	xxxxx-0x0.bin	Binary files of programs placed in ATCM.
		xxxxx-0x102000.bin	Binary files of programs placed in BTCM.
		xxxxx-yyyyy.bin	Binary files of programs placed in cache section of System SRAM.
		xxxxx-zzzzz.bin	Binary files of programs placed in noncache section of System SRAM.
			When using a noncache sections.
	CA55	xxxxx-yyyyy.bin	Binary files of programs placed in cache section of System SRAM.
		xxxxx-zzzzz.bin	Binary files of programs placed in noncache section of System SRAM.
			When using a noncache sections.

xxxxx: the secondary project name

yyyyy: The start address of the cache section of System SRAM

zzzzz: The start address of the noncache section of System SRAM

- 7. (Flash boot) Set the following additional options to the primary project.
  - i. Click **Project > Options...**.
  - ii. Click **Linker** > **Input** and set it as follows:



Device	Primary project	Secondary project	Keep symbols (one per line),	File	Align	Note
	core	core	Symbol, Section			
RZ/T2M	CR52	CR52	SECONDARY	\$PROJ_DIR\$\\Blinky_seconda	8	
RZ/T2ME	CPU0	CPU1		ry\Debug\Exe\Blinky_secondar		
				y-0x10000000.bin		
			SECONDARY_N	\$PROJ_DIR\$\\Blinky_seconda	8	Import only if
			ONCACHE	ry\Debug\Exe\Blinky_secondar		file is output
				y-0x10180040.bin		
RZ/T2H	CR52	CR52	SECONDARY_A	\$PROJ_DIR\$\\Blinky_seconda	8	
RZ/N2H	CPU0	CPU1	TCM_CR521	ry\Debug\Exe\Blinky_secondar		
				y-0x0.bin		
			SECONDARY_B	\$PROJ_DIR\$\\Blinky_seconda	8	
			TCM_CR521	ry\Debug\Exe\Blinky_secondar		
				y-0x102000.bin		
			SECONDARY	\$PROJ_DIR\$\\Blinky_seconda	8	
				ry\Debug\Exe\Blinky_secondar		
				y-0x10000000.bin		- 1.10
			SECONDARY_N	\$PROJ_DIR\$\\Blinky_seconda	8	Import only if
			ONCACHE	ry\Debug\Exe\Blinky_secondar		file is output
	C 4 5 5	C 4 5 5	CECOND A DV	y-0x10180040.bin	0	
	CA55	CA55	SECONDARY	\$PROJ_DIR\$\\Blinky_seconda	8	
	Core0	Core1		ry\Debug\Exe\Blinky_secondar		
			CECOND ADV. N	y-0x10020000.bin	0	I
			SECONDARY_N	\$PROJ_DIR\$\\Blinky_seconda	8	Import only if
			ONCACHE	ry\Debug\Exe\Blinky_secondar		file is output
1				y-0x10180040.bin		

Table 33 Example of Set to "Keep symbols" and "Raw binary image"




Figure 133 IAR EWARM Project Options for the Primary Project in Flash Boot Mode

#### Note:

Only two binary files can be imported with "Raw binary image". If you want to import more binary files, follow these steps.

a. Click **Linker** > **Extra Options** and add "--image\_input=[the secondary project path]\Debug\Exe\[the secondary project name]-[address].bin,[Symbol],[Section],[Align]" to **Command line options: (one per line)**.

e.g.

--image\_input=\$PROJ\_DIR\$\..\Blinky\_secondary\Debug\Exe\Blinky\_secondary-0x0.bin,SECONDARY ATCM CR521,SECONDARY ATCM CR521,8

- b. Click **Linker** > **Input** and set it as follows:
  - Keep symbols: (one per line)
    - Set the same as **symbol** of the **Command line options** set in **Extra Options**.

e.g. SECONDARY\_ATCM\_CR521




Figure 134 IAR EWARM Project Options for the Primary Project in Flash Boot Mode (Extra Options)

8. (Flash boot) Build the primary project according to the procedures in 5.3.3.2 Build for Multiprocessing No. 3.

- 9. (Flash boot) In the primary project, click **Project** > **Download** > **Download file...** and select out file of the primary project.
  - e.g. \$PROJ\_DIR\$\..\Blinky\_primary\Debug\Exe\Blinky\_primary.out




Figure 135 IAR EWARM Download File

- 10. Enable settings for multicore debugging in 5.3.5 Debug for Multiprocessing No. 1 and No. 2.
- 11. (RAM exec) Debug the projects according to the procedures in 5.3.5 Debug for Multiprocessing No. 3 and after.
- 12. (Flash boot) Click **Project** > **Debug without Downloading** of the primary project to debug. Debug the projects according to the procedures in 5.3.5 Debug for Multiprocessing No. 4 and after.




Figure 136 IAR EWARM Debug without Downloading

- 13. When changing the project and debugging it again, follow these steps.
  - i. (Flash boot) Disable asymmetric multicore setting.
    - a. Click **Project > Options...**.
    - b. Click **Debugger** > **Multicore** and select **Disable** in Asymmetric multicore.
  - ii. Build the primary project (No. 3).
  - iii. Build the secondary project (No. 6).
  - iv. (Flash boot) Right-click on the primary project and select Clean.
  - v. (Flash boot) Build the primary project again (No. 8).
  - vi. (Flash boot) Download the file (No. 9).
  - vii. (Flash boot) Enable asymmetric multicore setting (No. 10).
  - viii. (RAM exec) Debug the projects (No. 11).
  - ix. (Flash boot) Debug the projects (No. 12).

### Multiprocessing with 3 or more cores

This section shows how to perform multi-core debugging using three cores. If more than 4 cores are used, add the process of creating a project, building it, specifying a raw binary image to build one previous project after No. 3, and add the project information in multicore setup.xml.

- 1. Create and build the primary and secondary projects according to Multiprocessing with 2 cores No. 1 to No. 6.
- 2. Create a tertiary project using the bundle file (.sbd) of the secondary project according to the procedures in 5.3.2 Create a New Project.
- 3. Build the tertiary project according to Multiprocessing with 2 cores No. 5 and No. 6. The project option settings for the tertiary project are the same as for the secondary project.
- 4. (Flash boot) Set the following additional options to the secondary project.
  - i. Click **Project > Options...**.
  - ii. Click **Linker** > **Input** and set it as follows:

Table 34 Example of Set to "Keep symbols" and "Raw binary image" for the Secondary Project

Device	Primary project core	Secondary project core	Tertiary project core	Keep symbols (one per line), Symbol, Section	File	Align	Note
RZ/T2H	CA55	CR52	CR52	SECONDARY_	\$PROJ_DIR\$\\Blinky_ter	8	Import
RZ/N2H	Core0	CPU0	CPU1	NONCACHE	tiary\Debug\Exe\Blinky_te		only if file
					rtiary-0x10180080.bin		is output*
	CR52	CA55	CA55	SECONDARY	\$PROJ_DIR\$\\Blinky_ter	8	
	CPU0	Core0	Core1		tiary\Debug\Exe\Blinky_te		
					rtiary-0x10020000.bin		
				SECONDARY_	\$PROJ_DIR\$\\Blinky_ter	8	Import
				NONCACHE	tiary\Debug\Exe\Blinky_te		only if file
					rtiary-0x10180080.bin		is output
	CR52	CR52	CA55	SECONDARY	\$PROJ_DIR\$\\Blinky_ter	8	
	CPU0	CPU1	Core0		tiary\Debug\Exe\Blinky_te		
					rtiary-0x10000000.bin		
				SECONDARY_	\$PROJ_DIR\$\\Blinky_ter	8	Import
				NONCACHE	tiary\Debug\Exe\Blinky_te		only if file
					rtiary-0x10180080.bin		is output

<sup>\*</sup> Binary files for TCM such as Blinky\_secondary\_0x0.bin will not work properly if they are imported into a project other than the primary project. Even binary files from tertiary projects must be imported into the primary project.

- 5. (Flash boot) Build the secondary project according to the procedures in 5.3.3.1 Build.
- 6. (Flash boot) Set the following additional options to the primary project according to Multiprocessing with 2 cores No. 7.
  - i. Click **Project > Options...**.
  - ii. Click Linker > Input and set it as follows:

Table 35 Example of Set to "Keep symbols" and "Raw binary image" for the Primary Project

Device	Primary project core	Secondary project core	Tertiary project core	(one per line), Symbol, Section	File	Align	Note
RZ/T2H RZ/N2H	CA55 Core0	CR52 CPU0	CR52 CPU1	SECONDARY_ ATCM_CR520	\$PROJ_DIR\$\\Blinky_se condary\Debug\Exe\Blink y secondary-0x0.bin	8	
				SECONDARY_ BTCM_CR520	\$PROJ_DIR\$\\Blinky_se condary\Debug\Exe\Blink y_secondary-0x102000.bin	8	
				SECONDARY_ ATCM_CR521	\$PROJ_DIR\$\\Blinky_ter tiary\Debug\Exe\Blinky_te rtiary-0x0.bin	8	
				SECONDARY_ BTCM_CR521	\$PROJ_DIR\$\\Blinky_ter tiary\Debug\Exe\Blinky_te rtiary-0x102000.bin	8	
				SECONDARY_ NONCACHE	\$PROJ_DIR\$\\Blinky_se condary\Debug\Exe\Blink y_secondary-0x10180040.bin	8	Import only if file is output
	CR52 CPU0	CA55 Core0	CA55 Core1	SECONDARY	\$PROJ_DIR\$\\Blinky_se condary\Debug\Exe\Blink y_secondary-0x10000000.bin	8	
				SECONDARY_ NONCACHE	\$PROJ_DIR\$\\Blinky_se condary\Debug\Exe\Blink y_secondary-0x10180040.bin	8	Import only if file is output
	CR52 CPU0	CR52 CPU1	CA55 Core0	SECONDARY_ ATCM_CR521	\$PROJ_DIR\$\\Blinky_se condary\Debug\Exe\Blink y_secondary-0x0.bin	8	
				SECONDARY_ BTCM_CR521	\$PROJ_DIR\$\\Blinky_se condary\Debug\Exe\Blink y secondary-0x102000.bin	8	
				SECONDARY	\$PROJ_DIR\$\\Blinky_se condary\Debug\Exe\Blink y_secondary-0x10000000.bin	8	
				SECONDARY_ NONCACHE	\$PROJ_DIR\$\\Blinky_se condary\Debug\Exe\Blink y_secondary-0x10180040.bin	8	Import only if file is output


Create multicore\_setup.xml and store it in the primary project. multicore\_setup.xml

```
<?xml version="1.0" encoding="utf-8"?>
<sessionSetup>
<partner>
<name>Partner0</name>
<workspace>$WS_PATH$</workspace>
cproject>$PROJ_PATH$
<config>Debug</config>
<numberOfCores>1</numberOfCores>
</partner>
<partner>
<name>Partner1
<workspace>$PROJ_DIR$\..\Blinky_secondary\Blinky_secondary.eww</workspace>
cproject>Blinky_secondary
<config>Debug</config>
<numberOfCores>1</numberOfCores>
<attachToRunningTarget>false</attachToRunningTarget>
</partner>
<partner>
<name>Partner2</name>
<workspace>$PROJ_DIR$\..\Blinky_tertiary\Blinky_tertiary.eww</workspace>
cproject>Blinky_tertiary
<config>Debug</config>
<numberOfCores>1</numberOfCores>
<attachToRunningTarget>false</attachToRunningTarget>
</partner>
</sessionSetup>
```

The project information to be debugged is described in the <sessionSetup> tag. The <partner> tag settings are as follows:

- <name> Arbitrary name.
- <workspace> Location of workspace starting from the primary project location. The primary project only set "\$WS\_PATH\$".
- project > Project name. The primary project only set "\$PROJ PATH\$".
- <config> Debug
- <numberOfCores> 1
- (Except the primary project) <attachToRunningTarget> false
- 8. (Flash boot) Build the primary project according to the procedures in 5.3.3.1 Build.
- 9. (Flash boot) In the primary project, click **Project > Download > Download file...** and select out file of the primary project according to Multiprocessing with 2 cores No. 9.
- 10. Enable settings for multicore debugging.
  - i. Open the primary project and close the secondary and later projects on IAR EWARM.
  - ii. Set the following in the primary project before debugging:
    - a. Click **Project > Options...**.
    - b. Click **Debugger** > **Multicore** and check the setting value of **Symmetric multicore** and set the following contents in **Asymmetric multicore**.
      - Symmetric multicore
        - Number of cores: 1
      - Asymmetric multicore
        - Advanced
          - ♦ Session configuration: \$PROJ\_DIR\$\multicore\_setup.xml
- 11. (RAM exec) Debug the projects according to the procedures in 5.3.5 Debug for Multiprocessing No. 3 and after.

12. (Flash boot) Click **Project** > **Debug without Downloading** of the primary project to debug. Debug the projects according to the procedures in 5.3.5 Debug for Multiprocessing No. 4 and after. As shown in Figure 137, it is according to the setting in multicore\_setup.xml. The primary project is 0, the secondary project is 1, and the tertiary project is 2.



**Figure 137 IAR EWARM Running Projects** 

- 13. When changing the project and debugging it again, follow these steps.
  - i. (Flash boot) Disable asymmetric multicore setting.
    - a. Click **Project > Options...**.
    - b. Click **Debugger** > **Multicore** and select **Disable** in Asymmetric multicore.
  - ii. Build the primary project (Multiprocessing with 2 cores No. 3).
  - iii. Build the secondary project (Multiprocessing with 2 cores No. 6).
  - iv. Build the tertiary project (Multiprocessing with 3 or more cores No. 3)
  - v. (Flash boot) Right-click on the secondary project and select Clean.
  - vi. (Flash boot) Build the secondary project again (Multiprocessing with 2 cores No. 6).
  - vii. (Flash boot) Right-click on the primary project and select Clean.
  - viii. (Flash boot) Build the primary project again (Multiprocessing with 2 cores No. 3).
  - ix. (Flash boot) Download the file (Multiprocessing with 2 cores No. 9).
  - x. (Flash boot) Enable asymmetric multicore setting (Multiprocessing with 3 or more cores No. 10)
  - xi. (RAM exec) Debug the projects (Multiprocessing with 3 or more cores No. 11)
  - xii. (Flash boot) Debug the projects (Multiprocessing with 3 or more cores No. 12)

# **Revision History**

		Descript	ion
Rev.	Date	Page	Summary
1.00	Jun.7.22	-	First Edition issued
1.01	Aug.9.22	-	Added the RZ/N2L device as target device.
		All	Unified some terminologies.
		p.9	Updated "SEGGER J-Link" section.
			Added the software environment on which FSP projects are verified.
		p.13	Added the "2.5.1 RSK+RZN2L" section.
		p.25	Updated "e² studio Prerequisites"
			Updated the Windows PC requirements.
		p.46	Update "Prerequisites" section
			<ul> <li>Added the note regarding the patch for debugging RZ/N2L FSP project on EWARM.</li> </ul>
		p.47	Updated "Create a New Project" section.
			• Added installation path of FSP SC.
			Added some steps for creating a EWARM project.
			Added Note subsection for debugging RZ/N2L EWARM project.
		p.73	Updated "Selecting a Board and Toolchain" section.
			<ul> <li>Added the detailed explanation how to select Board and Device for creating a FSP project.</li> </ul>
		p.87	Updated "Appendix. Known Issues" chapter.
		p.97	Updated "Appendix. Tool Software Limitations" section.
		-	Added "Appendix. How to update J-Link DLL files in e <sup>2</sup> studio" chapter.
		p.125	Added "Appendix. How to Debug FSP Project with Flash Boot Mode"
1.02	Oct.31.22	-	Updated documentation for RZ/T2M FSP v1.1.0.
			• Removed contents for RZ/T2M FSP v1.0.0
		All	Updated minor issues.
			Fixed minor typo.
			Adjusted page breaks.
		p.9	Updated "2.3.1 SEGGER J-Link" section.
			Updated the FSP version and J-Link version for RZ/T2M
			<ul> <li>Added the notification that J-Link OB S124 requires the firmware update to debug RZ/T2M FSP project.</li> </ul>
			• Added the link to Renesas Knowledge Base which explains how to update J-Link DLL in e <sup>2</sup> studio.
		p.45	Added "5.3.2.2 NOTE: Configure IAR EWARM Project [RZ/T2M, RZ/T2L]" section.
		p.87	Updated "Appendix. Known Issues" chapter.
			Remove some limitations regarding RZ/T2M

		Description		
Rev.	Date	Page	Summary	
		p.97	Updated "Appendix. Tool Software Limitations" section.	
			Added new limitation of e <sup>2</sup> studio regarding J-Link OB S124 firmware	
			version.	
			Added the link to explain how to update J-Link DLL.	
		-	Removed "Appendix. How to update J-Link DLL files in e <sup>2</sup> studio" chapter.	
1.03	Dec.23.22	-	Updated documentation for RZ/N2L FSP v1.1.0.	
			Removed contents for RZ/N2L FSP v1.0.0	
		All	Updated minor issues.	
			Fixed minor typo.	
		p.69	Updated "Appendix. Known Issues" chapter.	
			Removed some limitations regarding RZ/N2L	
		p.73	Updated "Appendix. Tool Software Limitations" section.	
			Removed some limitations regarding RZ/N2L	
		p.75	Updated "Appendix. How to Debug FSP Project with Flash Boot Mode" chapter.	
			Added new procedure for RZ/N2L FSP v1.1.0.	
1.04	Mar.23.23	All	Updated documentation for RZ/T2 FSP v1.2.0.	
			• Removed contents for RZ/T2M FSP v1.1.0.	
			Added contents for RZ/T2L.	
		p.1	Added video contents website link.	
		p.9	Updated "2.3.1 SEGGER J-Link" section.	
			• Updated the FSP version and J-Link version for RZ/T2M and RZ/T2L.	
			Removed the notification that J-Link OB S124 requires the firmware update to debug RZ/T2M FSP project.	
		p.10-12	Updated "2.4.1 RSK+RZT2M" section.	
			Added explanation that other boot mode board settings refer to the RSK User's Manual.	
			Modified figure names and added a table title.	
		p.13-15	Added "2.4.2 RSK+RZT2L" section	
		p.16-18	Updated "2.5.1 RSK+RZN2L" section.	
			Corrected board name.	
			Added explanation that other boot mode board settings refer to the RSK User's Manual.	
			Modified figure names and added a table title.	
		p.23	Updated "4.3 Create a New Project for Blinky" section.	
			Added RSK+RZT2L Board Setting.	
		p.26	Updated "4.3.5 Where is main()?" section.	
			Corrected product group name.	

		Description			
Rev.	Date	Page	Summary		
		p.32	Updated "4.5.4 Change CPSR Register Value" section.		
			Revised description.		
			Added description of how to automatically change CPSR register value.		
		p.33	Updated "4.6 Run the Blinky Project" section.		
			Removed LEDs working in CPU1 project.		
		p.34	Updated "5.3.1 Prerequisites" section.		
			• Added note for RZ/T2L patch file.		
		p.37	Updated "5.3.2 Create a New Project" section.		
			Added RSK+RZT2L Board Setting.		
		p.50	Updated "5.3.4 Download & Debug the Project" section.		
		1	Removed LEDs working in CPU1 project.		
		p.69	Updated "6.5 Adding and Configuring HAL Drivers" section.		
		1	Added a table title.		
		p.71-73	Updated "Appendix. Known Issues" section.		
		Piverio	Added a table "List of Known Issues"		
			Numbered each issue.		
			Removed issue of adding "r_dsmif" alone		
			<ul> <li>Updated issue contents that the BSP properties are sometimes configured</li> </ul>		
			to incorrect configuration		
			Removed Ethernet SELECTOR issue.		
		p.74-77	Updated "Appendix. Tool Software Limitations" section.		
			Added a table "List of Tool Software Limitations"		
			Numbered each limitation.		
			Added new limitation of applying RZ/T2 FSP v.1.2.0 pack.		
		p.78	Updated "Appendix. How to Debug FSP Project with Flash Boot Mode" section		
			• 1. (Both e <sup>2</sup> studio and EWARM) Insert the loop part in startup.c.		
			Added e <sup>2</sup> studio 2023-01 to the table.		
			• 3. (e2 studio ONLY) Apply a macro file for RZ/N2L FSP v1.1.0 xSPI0 x1 boot mode.		
			Added direct download URL of RZ/N2L patch file.		
1.05	Jun.30.23	All	Updated documentation for RZ/N2L FSP v1.2.0.		
			• Removed contents for RZ/N2L FSP v1.1.0		
		p.9	Updated "2.3.1 SEGGER J-Link" section.		
			• Updated the FSP version and e <sup>2</sup> studio version for RZ/N2L.		
		p.30	Updated "4.5.2 Debug Steps" section.		
			Added description of how to automatically change CPSR register value for RZ/N2L and e² studio 2023-04.		
		p.33	Updated "4.5.4 NOTE: Change CPSR Register Value [RZ/T2M, RZ/T2L]" section.		
			Changed section title to limit the target device		

		Description		
Rev.	Date	Page	Summary	
		p.35	Updated "5.3.1 Prerequisites" section.	
			Removed EWARM Patch for RZ/N2L	
		p.72-77	Updated "Appendix. Known Issues" chapter.	
			• Updated table "List of Known Issues" to add new issues and add N2L as target device for No.2	
			Added new issue related to BSP configuration when changing board setting.	
			Added new issue related to FSP module FreeRTOS issue.    The Lorentz and the Park and the P	
		p.78	<ul><li>Updated "Appendix. Tool Software Limitations" chapter.</li><li>Removed some limitations regarding breakpoint</li></ul>	
		p.82	Updated "Appendix. How to Debug FSP Project with Flash Boot Mode"  • Updated IDE version in the table for including e² studio 2023-04	
1.06	Sep.8.23	All	Updated documentation for RZ/T2 FSP v1.3.0.  • Removed contents for RZ/T2 FSP v1.2.0	
			Changed GNU ARM Embedded Toolchain to version 12.2.1.arm-12-24.	
		p.6	Updated "1.3.2 FSP Documentation" section.	
			Added note for RZ/N2L FSP documentation.	
		p.26	Updated "4.3.6 Blinky Example Code" section.	
			Changed the processing of blinky template code.	
		p.28	Updated "4.5.2 Debug Steps" section.	
			Added reset setting of debug configuration for RAM execution without flash memory.	
		p.43	Removed "5.3.2.2 NOTE: Configure IAR EWARM Project [RZ/T2M, RZ/T2L]" section.	
		p.44	Updated "5.3.4 Download & Debug the Project" section.	
			Changed the processing of blinky template code.	
		p.68-73	Updated "Appendix. Known Issues" section.	
			• Updated table "List of Known Issues" to add new issues.	
			Added new issues related to Pins configuration.	
			Added new issue of warning message when building "r_gmac" with gcc compiler.	
		p.75	Updated "Appendix. Tool Software Limitations" chapter.	
			Added "Smart Configurator" section.	
			Added new limitation of displaying memory region usage	
		p.80	Updated "Appendix. How to Debug FSP Project with Flash Boot Mode" section.	
			Removed limitation related to reset when using e <sup>2</sup> studio	
		p.82-86	Added "Appendix. How to Erase Flash Memory" section.	
1.07	Sep.29.23	All	Updated documentation for RZ/N2L FSP v1.3.0.  • Removed contents for RZ/N2L FSP v1.2.0	
			• Removed contents for RZ/N2L FSP v1.2.0	

		Descripti	on
Rev.	Date	Page	Summary
		p.9	Updated "2.3.1 SEGGER J-Link" section.
			Updated the FSP version and e <sup>2</sup> studio version for RZ/N2L.
		p.80	Updated "Appendix. How to Debug FSP Project with Flash Boot Mode" section.
			• Change the number of items.
			Removed limitation related to RZ/N2 FSP v1.2.0 and J-ink V7.80b only
1.08	Jan.22.24	p.6	Corrected document numbers of RSK+RZ/T2L and RSK+RZ/N2L User's Manual
		p.68-75	Updated "Appendix. Known Issues" section.
			<ul> <li>Moved the position of FSP Configurations and FSP Modules descriptions to the beginning of the chapter.</li> </ul>
			Added column "Category" to the List
			• Removed category headings (FSP Configurations, Stacks Configuration, FSP Module, BSP Configuration,)
			Added item "Category" to description of each Known Issues.
			Grayed out items where issues have been resolved.
			Added description to workaround of No. 3.
			• Added RZ/T2L as target device to No. 5
			• Added RZ/T2M and RZ/T2L as target device to No. 6
			Corrected instructions in the code of No. 14.
		p.76-80	Updated "Appendix. Tool Software Limitations" chapter.
			Added column "Category" to the List
			• Removed category headings (Smart Configurator, FSP Smart Configurator, e <sup>2</sup> studio,)
			Added item "Category" to description of each Tool Software Limitations.
			Grayed out items where limitations have been resolved.
		p.87-89	Added "Appendix. How to Change Boot Mode of FSP Project" section.
1.09	Mar.29.24	All	Updated documentation for RZ/T2 FSP v2.0.0.
			• Removed contents for RZ/T2 FSP v1.3.0
		p.1	List Target Device separately for each series.
		p.6	Updated "1.3 Related Documentation Files" section.
			• List Target Device separately for each series.
		p.9	Updated "2.3.1 SEGGER J-Link" section.
			• List Target Device separately for each series in a table.
		p.10-18	Updated "2.4 RZ/T Series Board Setup" section and added "2.5 RZ/N Series Board Setup" section.
			Each series was divided into separate explanatory chapters.
			Delete unnecessary figure descriptions
		p.20	Updated "4.1 Tutorial Blinky" section.
			Added description of a multiprocessing.
		p.21	Updated "4.3 Create a New Project for Blinky" section.
			Added description of a multiprocessing.
		p.26	Updated "4.3.6 Blinky Example Code" section.
			Updated Blinky code.

		Description	on
Rev.	Date	Page	Summary
		p.27	Updated "4.4 Build the Blinky Project" section.
			Added description of a multiprocessing.
		p.28	Updated "4.5.2 Debug Steps" section.
			Added description of a multiprocessing.
		p.31	Updated "4.6 Run the Blinky Project" section.
			• Added LED2-3 of RSK+RZ/T2M for CPU1 core.
			Added descriptions to suspend program execution and exit debug mode.
		p.32	Added "0
		22	Debug and Run for Multiprocessing" section.
		p.33	Added "4.8 Import the Project" section.
		p.37	Updated "5.2 Tutorial Blinky" section.
		20	Added description of a multiprocessing.  Added description of a multiprocessing.
		p.38	Updated "5.3.2 Create a New Project" section.
		42	Added description of a multiprocessing.  A 11 1/(5.2.2.1 NOTE: Grant APP FIXABLE IN TO 1. PROME IN TO 1. P
		p.43	Added "5.3.2.1 NOTE: Configure IAR EWARM Project [Only RZ/N2L]" section.
		p.43	Updated "5.3.3 Build the Project" section.
			Moved text to "5.3.3.2 Build" section.
		p.43	Added "5.3.3.1 NOTE: Build settings [Only Multiprocessing]" section.
		p.47	Added "5.3.3.2 Build" section.
		p.48	Updated "5.3.4 Download & Debug the Project" section.
			Added description of a multiprocessing.
			Added LED2-3 of RSK+RZ/T2M for CPU1 core.
		p.52	Added "5.3.5 Debug for Multiprocessing" section.
		p.53	Added "5.5 Note when debugging in different workspaces" section.
		p.72	Updated "Appendix. Known Issues" chapter.
			• Resolved issues No. 2, No. 6, No. 8, No. 9, No. 10 and No. 11.
			• Removed RZ/T2M and RZ/T2L as target device from No. 12
			Added new issue No. 13, No. 14, and No. 15.
		p.89	Updated "Appendix. Tool Software Limitations" chapter.
			Added new limitation No. 9 and No. 10.
		P.105	Added "Appendix. How to Debug FSP multiprocessing projects with Flash Boot Mode" chapter.
1.10	May.30.24	All	Updated documentation for RZ/N2L FSP v2.0.0.
			Removed contents for RZ/N2L FSP v1.3.0
		p.9	Updated "2.3.1 SEGGER J-Link" section.
			List Target Device separately for each series in a table
		p.44	Removed "5.3.2.1 NOTE: Configure IAR EWARM Project [Only RZ/N2L]" section.

		Description	on
Rev.	Date	Page	Summary
		p.44-46	Updated "5.3.3.2 Build for Multiprocessing" section.  Changed the program execution start position setting.  Corrected reset setting.  Added images for the settings screen.
		P.73	Updated "Appendix. Known Issues" chapter.  Resolved issue No. 12  Added RZ/N2L as target device from No.13 and No.14  Added new issues No. 16 and No. 17.
		p.84	Updated "Appendix. Tool Software Limitations" chapter.  • Added RZ/N2L as target device from No. 10.
		p.97	Updated "Appendix. How to Change Boot Mode of FSP Project" chapter.  • Added new step 4
		p.99	<ul> <li>Updated "Appendix. How to Debug FSP multiprocessing projects with Flash Boot Mode" section.</li> <li>Changed the program execution start position setting.</li> <li>Modified explanation of debugging sequence.</li> </ul>
1.11	Jun.28.24	All	Updated documentation for RZ/T2 FSP v2.1.0. • Removed contents for RZ/T2 FSP v2.0.0
		All	Added the RZ/T2ME device as target device.
		p.1	Added video links of FSP Configuration.
		p.6	Updated "1.3.2 FSP Documentation" section.  • Added explanation of notes when using FSP software modules.
		p.10	Updated "2.4.1.1 Boot Mode" section.  • Added note for board setting.
		p.13	Updated "2.4.2.1 Boot Mode" section.  • Added note for board setting.
		p.15	Added "2.4.3 RSK+RZT2ME" section.
		p.16	Updated "2.5.1.1 Boot Mode" section.  • Added note for board setting.
		p.38	Updated "5.3.2 Create a New Project" section.  • Added IDE Project Type setting for newer versions of FSP SC.
		p.43	Updated "5.3.3.2 Build for Multiprocessing" section.  Removed Build Actions setting.  Added Make before debugging setting.
		p.54	Updated "6 FSP Configuration Users Guide" section.  • Updated figures with new tool screens.
		P.74	Updated "Appendix. Known Issues" chapter.  Resolved issues No. 16 and No. 17  Added new issues No. 18 to No. 24.
		p.85	Updated "Appendix. Tool Software Limitations" chapter.  Removed RZ/T2M and RZ/T2L as target device from No. 6.  Added new issue No. 11.

		Description		
Rev.	Date	Page	Summary	
		p.102	Updated "Appendix. How to Change Boot Mode of FSP Project" section.	
			Added note on FSP version changes	
1.12	Nov.26.24	All	Updated documentation for RZ/T2 FSP v2.2.0.	
			• Removed contents for RZ/T2 FSP v2.1.0	
		All	Added the RZ/T2H as target device and CA55 core support.	
		p.6	Updated "1.3.2 FSP Documentation" section.	
			Removed Note for RZ/N2L about the documentation issue.	
		p.8	Updated "2 Set up Evaluation Board" chapter.	
			Changed the boards designations.	
		p.9	Updated "2.3.1 SEGGER J-Link" section.	
		1	Added how to update J-Link firmware.	
		p.16	Added "2.4.4 RZ/T2H Evaluation Board" section.	
		p.24	Updated "4.3 Create a New Project for Blinky" section.	
			Modified to a generic description that does not specify which cores are	
			used in multiprocessing.	
			Updated tool screen images.	
			Added tables describing the settings for each project.	
		p.31	Added "4.4.2 Build for Multiprocessing" section.	
		p.32	Updated "4.5.2 Debug Steps" section.	
			Added tables describing the settings for each project.	
			Added a note for debugging flash boot project.  Undeted #0	
		p.37	Updated "0 Debug and Run for Multiprocessing" section.	
			Clarified explanation of step 2.	
			Added supplemental information on behavior to step 5.	
		p.44	Updated "5.3.2 Create a New Project" section.	
		p.44	Modified to a generic description that does not specify which cores are	
			used in multiprocessing.	
			Updated tool screen images.	
			Added tables describing the settings for each project.	
		p.51	Added "5.3.2.1 NOTE: Configure IAR EWARM Project [RZ/T2H]" section.	
		p.54	Updated "5.3.3 Build the Project" section.	
			• Swapped the order of "5.3.3.1 NOTE: Build settings [Only	
			Multiprocessing]" and "5.3.3.2 Build" chapters.	
			• Added how to build for multiprocessing in "5.3.3.1 Build" section.	
			Renamed "5.3.3.2 Build for Multiprocessing" section.	
		p.55	Updated "5.3.3.2 Build for Multiprocessing" section.	
			• Added the running setting to step 1.	
			• Added the extra options to step 2.	
			• Removed the running setting and tools options from step 3.	
			Moved multicore debugging setting from step 3 to "5.3.5 Debug for Multiprocessing" section.	
			Multiprocessing" section.	

		Description			
Rev.	Date	Page	Summary		
		p.58	Updated "5.3.4 Download & Debug the Project" section.		
			Added a note for debugging flash boot project.		
		p.62	Updated "5.3.5 Debug for Multiprocessing" section.		
			• Added multicore debugging setting as step 2.		
			• Added supplemental information on behavior to step 5.		
			Added how to debug when changing the project.		
		p.67	Updated "6.2 Create a Project" section.		
			Updated tool screen images and menu names.		
		p.71	Added "6.2.4 Duplication of Resources" section.		
		p.82	Updated "Appendix. Known Issues" section.		
			• Added RZ/T2H as target device of No. 3, No. 14, No. 27 and No. 28.		
			• Added new issues No. 29 to No. 38.		
			• Resolved issues No. 4, No. 13, No. 18, No. 19 and No. 20.		
		p.106	Updated "Appendix. Tool Software Limitations" chapter.		
			• Added RZ/T2H as target device of No. 4, No. 7, No. 9 and No. 10.		
			Added new issues No. 12 to No. 19.		
			Resolved issues No. 1 and No. 11.		
		p.117	Updated "Appendix. How to Debug FSP Project with Flash Boot Mode" section.		
			Add Note for multiprocessing projects.		
			• Corrected boot mode name from xSPI0 to xSPI.		
			Updated path description.		
			Add a column for cores to the table.		
		-	Removed "Appendix. How to Debug FSP multiprocessing projects with Flash		
			Boot Mode" section.		
		p.127	Added "Appendix. How to Create and Debug FSP Projects for Multiprocessing in All Cases for e <sup>2</sup> studio" section.		
		p.132	Added "Appendix. How to Create and Debug FSP Projects for Multiprocessing in All Cases for IAR EWARM" section.		
1.13	Dec.23.24	All	Updated documentation for RZ/N2 FSP v2.1.0.		
			• Removed contents for RZ/N2 FSP v2.0.0.		
		All	Added the RZ/N2H as target device.		
		p.22	Added "2.5.2 RZ/N2H Evaluation Board" section.		
		p.57	Renamed "NOTE: Configure IAR EWARM Project [RZ/T2H and RZ/N2H]" section.		
		p.86	Updated "Appendix. Known Issues" section.		
			• Resolved issues No. 21, No. 22, No. 23, No. 24.		
			• Added RZ/N2H as target device of No. 3, No. 14, No. 27 to No. 36.		
			• Added RZ/N2L as target device of No. 27, No. 28.		
			Added new issues No. 38 to No. 43.		
			Replaced Smart Configuration with SC.		

		Descripti	ion
Rev.	Date	Page	Summary
		p.113	Updated "Appendix. Tool Software Limitations" chapter.
			• Added RZ/N2H as target device of No. 4, No. 7, No. 9, No. 10 and No. 12 to No. 19.
			Added new issues No. 20, No. 21.
			• Resolved issues No. 6.
			• Updated the description of issues No. 12.
			Replaced Smart Configuration with SC.
		p.125	Updated "Appendix. How to Debug FSP Project with Flash Boot Mode" section.
			• Moved Note for multiprocessing projects to No. 1 in the same chapter.
			• Removed CA55 NOR flash boot from the table in No. 1.
			Added No. 2 for RZ/N2H.
			Added note for debug FSP project.
		p.127	Updated "Appendix. How to Erase Flash Memory"
			Added Device Type Name for RZ/N2H.
			Added External Address Space for RZ/N2H.
1.14	Feb.28.25	All	Updated documentation for RZ/T2 FSP v2.3.0.
			• Removed contents for RZ/T2 FSP v2.2.0
			Unified wording for Smart Configurator(SC) and IAR I-jet.
		p.25	Updated "3.2.1 Windows PC Requirements" section.
			• Updated Windows PC requirements to use e <sup>2</sup> studio.
		p.25	Updated "3.2.3 Choosing a Toolchain" section.
			Added a table of toolchain version for each FSP.
		p.26	Updated "4.3 Create a New Project for Blinky" section.
			Added a table of the project creation procedure.
			Added a table of selecting a bundle file to procedure No. 9.
		p.47	Updated "5.3.2 Create a New Project" section.
			Added a table of the project creation procedure.
			• Updated a description of selecting a bundle file in procedure No. 9.
			Added a table of selecting a bundle file to procedure No. 9.
		p.55	Updated "5.3.2.1 NOTE: Configure IAR EWARM Project [RZ/T2H and RZ/N2H]" section.
			Updated a description of error conditions.
			Removed step 5 to set Build Actions.
		p.86	Updated "Appendix. Known Issues" chapter.
			• Resolved issues No. 3, No. 25 to 27, No. 29, No. 31, No. 36 to 43 for RZ/T series devices.
			Added new issue No. 44.
		p.118	Updated "Appendix. Tool Software Limitations" chapter.
			• Resolved limitation No. 17 for RZ/T series devices.
			Added new limitation No. 22.

		Description	on
Rev.	Date	Page	Summary
		p.141	Updated "Appendix. How to Create and Debug FSP Projects for Multiprocessing in All Cases for e <sup>2</sup> studio" chapter.  • Added "Multiprocessing with 3 or more cores" section.
		p.146	Updated "Appendix. How to Create and Debug FSP Projects for Multiprocessing in All Cases for IAR EWARM" chapter.  Added "  Multiprocessing with 3 or more cores" section.
1.15	Apr.25.25	All	Updated documentation for RZ/N2 FSP v2.2.0.  • Removed contents for RZ/N2 FSP v2.1.0
		p.86	<ul> <li>Updated "Appendix. Known Issues" chapter.</li> <li>Resolved issues No. 3, No. 27, No. 29, No. 31, No. 37 to 43.</li> <li>Added new issue No. 45, No. 46, No. 47, No. 48.</li> </ul>
		p.118	Updated "Appendix. Tool Software Limitations" chapter.  Removed RZ/N2H as target device from No. 13, No. 14.  Resolved limitation No. 17.  Added new limitation No. 23.
		p.131	Updated "Appendix. How to Debug FSP Project with Flash Boot Mode" section.  • Updated a description of CA55 xSPI boot from the table in No. 1
		p.147	Updated "Appendix. How to Create and Debug FSP Projects for Multiprocessing in All Cases for e <sup>2</sup> studio" chapter.
1.16	Jul.9.25	All	<ul> <li>Updated "Multiprocessing with 3 or more cores" section for flash boot.</li> <li>Updated documentation for RZ/T2 FSP v3.0.0.</li> <li>Removed contents for RZ/T2 FSP v2.3.0</li> </ul>
		p.25	Updated "3.2.3 Choosing a Toolchain" section.  • Added version name displayed in arm Developer website.
		p.35	Updated "4.5.2 Debug Steps" section.  • Added script file setting for TCM initialization.
		p.60	<ul><li>Updated "5.3.3.2 Build for Multiprocessing" section.</li><li>Added macro file setting for TCM initialization.</li></ul>
		p.88	<ul> <li>Updated "Appendix. Known Issues" chapter.</li> <li>Resolved issues No. 14, No. 32, No. 46, No. 47 for RZ/T series devices.</li> <li>Resolved issues No.45, No. 48.</li> </ul>
		p.122	Updated "Appendix. Tool Software Limitations" chapter.  • Resolved limitations No. 13, No. 14.
		p.135	Updated "Appendix. How to Debug FSP Project with Flash Boot Mode" chapter.  Removed column e² studio 2022-04 2024-07.  Updated black text code in system_init().  Changed the number of loops for waiting to 1.5x.
		p.145	Updated "Appendix. How to Create and Debug FSP Projects for Multiprocessing in All Cases for e <sup>2</sup> studio" chapter.  • Added procedure for RZ/T2 FSP v3.0.0 to meet that specification.

Rev.	Date	Description		
		Page	Summary	
		p.158	Updated "Appendix. How to Create and Debug FSP Projects for Multiprocessing in All Cases for IAR EWARM" chapter.  • Added procedure for RZ/T2 FSP v3.0.0 to meet that specification.	
1.17	Aug.29.25	All	Updated documentation for RZ/N2 FSP v3.0.0.	
			Removed contents for RZ/N2 FSP v2.2.0.	
		p.35	Updated "4.5.2 Debug Steps" section.	
			Added the RZ/N2H as target device.	
		p.60	Updated "5.3.3.2 Build for Multiprocessing" section.	
			Added the RZ/N2H as target device in step 2.	
		p.88	Updated "Appendix. Known Issues" chapter.	
			• Resolved issues No. 14, No. 32, No. 46, No. 47.	
			Added new issue No. 49.	
		p.122	Updated "Appendix. Tool Software Limitations" chapter.	
			Resolved limitations No. 20.	
		p.135	Updated "Appendix. How to Debug FSP Project with Flash Boot Mode" chapter.	
			Removed Note for multiprocessing projects in No. 1.	
		p.143	Updated "Appendix. How to Change Boot Mode of FSP Project" chapter.	
			Inserted the description in step 3.	
		p.145	Updated "Appendix. How to Create and Debug FSP Projects for Multiprocessing in All Cases for e <sup>2</sup> studio" chapter.	
			• Removed "For RZ/N2 FSP v2.2.0".	
			<ul> <li>Updated Multiprocessing with 2 cores for RZ/N2H as target device.</li> <li>Updated Multiprocessing with 3 or more cores for RZ/N2H as target device.</li> </ul>	
		p.153	Updated "Appendix. How to Create and Debug FSP Projects for	
			Multiprocessing in All Cases for IAR EWARM" chapter.  • Removed "For RZ/N2 FSP v2.2.0"	
			<ul> <li>Updated Multiprocessing with 2 cores for RZ/N2H as target device.</li> </ul>	
			Updated Multiprocessing with 3 or more cores for RZ/N2H as target device.	
1.18	Oct.31.25	All	Updated documentation for RZ/T2 FSP v3.1.0.	
			• Removed contents for RZ/T2 FSP v3.0.0.	
		p.35	Update "4.5.2 Debug Steps" section.	
			Added Prevent Releasing the Reset of the CM3 Core setting for CR52 CPU1 to step 2.	
		p.87	Updated "Appendix. Known Issues" chapter.  • Resolved issue No. 49 for RZ/T series devices.	
		n 121	Updated "Appendix. Tool Software Limitations" chapter.	
		p.121	Resolved limitations No. 16 and No. 23 for RZ/T series devices.	
			resolved infinations 140. 10 and 140. 25 for ICE/1 series devices.	

		Description	
Rev.	Date	Page	Summary
		p.134	Updated "Appendix. How to Debug FSP Project with Flash Boot Mode" chapter.  • Add the explanation of eSD and eMMC boot modes.  • Add Note for multiprocessing projects in No. 1.  • Corrected the user program stop time.  • The function to add the loop part was changed to R_BSP_WarmStart_StackLess() for RZ/T2 FSP v3.1.0.
		p.145	<ul> <li>Updated "Appendix. How to Create and Debug FSP Projects for Multiprocessing in All Cases for e² studio" chapter.</li> <li>Added Prevent Releasing the Reset of the CM3 Core setting for CR52 CPU1 to No. 10 of Multiprocessing with 2 cores.</li> </ul>
			<ul> <li>Added project clean to the procedure for modifying and re-running existing projects to No. 11 of Multiprocessing with 2 cores and Multiprocessing with 3 cores or more cores.</li> </ul>
			<ul> <li>Added setting properties for RZT2 CR52 secondary project to No. 5 of Multiprocessing with 2 cores and No. 3 of Multiprocessing with 3 cores or more cores.</li> </ul>
		p.154	<ul> <li>Updated "Appendix. How to Create and Debug FSP Projects for Multiprocessing in All Cases for IAR EWARM" chapter.</li> <li>Added project clean to the procedure for modifying and re-running existing projects to No. 13 of Multiprocessing with 2 cores and Multiprocessing with 3 cores or more cores.</li> </ul>
1.19	Nov.28.25	All	Updated documentation for RZ/N2 FSP v3.1.0. Removed contents for RZ/N2 FSP v3.0.0.
		p.87	Updated "Appendix. Known Issues" chapter.  • Resolved issue No. 49.
		p.121	Updated "Appendix. Tool Software Limitations" chapter.  Resolved limitations No. 16, No. 23.  Added new issue No. 24.
		p.134	<ul> <li>Updated "Appendix. How to Debug FSP Project with Flash Boot Mode" chapter.</li> <li>Removed "For RZ/N2 FSP v3.0.0".</li> <li>The function to add the loop part was changed to R_BSP_WarmStart_StackLess() for RZ/N2 as target device.</li> </ul>
		p.145	<ul> <li>Updated "Appendix. How to Create and Debug FSP Projects for Multiprocessing in All Cases for e² studio" chapter.</li> <li>Updated setting properties for RZN2 CR52 secondary project to No. 5 of Multiprocessing with 2 cores and No. 3 of Multiprocessing with 3 cores or more cores.</li> </ul>

# General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

- 6. Voltage application waveform at input pin
  - Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.).
- 7. Prohibition of access to reserved addresses
  - Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not quaranteed.
- 8. Differences between products
  - Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

#### **Notice**

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan

www.renesas.com

### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## **Contact information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/.