


REVISION TABLE

REV.	DATE	ENGINEER	NOTES
A1	05/07/2021	XB	Manufactured version.

MECHANICAL PARTS



SCHEMATIC TEMPLATE REV.xdxd_V8 (10-07-2019)

DESIGNED BY:
CH, XB

REVIEWED BY:
SK

CONFIDENTIAL

INFORMATION

SAVED DATE:
05/07/2021:11:21

REVIEWED DATE:

SIZE
A3L

TITLE: DA913x Customer Eval Board

VARIANT: Master Sch no Var defined

DA913X-30-A 1

DRAWING NO:
SHEET NAME:
Revision and Mechanical

dialog
SEMICONDUCTOR

PAGE: 1 of 3

1

2

3


4

1

2


3

4



Comments:
- 70um copper planes top/bottom
- Full copper areas top/bottom
- Place 20 thermal vias under U1
- Place 60 thermal vias around U1
- 10.2mm 10mm pitch
- 2mm clearance between J15 and the board edge

Specific to DA9130:
- Short SP1
- Do not populate C2



SCHEMATIC TEMPLATE REV. xDxD_V8 (10-07-2019)		CONFIDENTIAL		SIZE	TITLE: DA913x Customer Eval Board		
DESIGNED BY: CH, XB		INFORMATION	A3L	VARIANT: Master Sch no Var defined			
				DA913X-30-A 1			
REVIEWED BY: SK		SAVED DATE: 03/12/2021:15:12		DRAWING No: BOARD No. Sch Rev Variant No. Var Rev			
		REVIEWED DATE:		SHEET NAME: DA913x		PAGE: 2 of 3	

1

2

3

4

A

B

C

D

E




F

1

2

3

4



SCHEMATIC TEMPLATE REV.xdxd_V8 (10-07-2019)

DESIGNED BY:
CH, XB

REVIEWED BY:
SK

CONFIDENTIAL
INFORMATION

SIZE
A3L

TITLE: DA913x Customer Eval Board
VARIANT: Master Sch no Var defined

SAVED DATE:
25/06/2021:16:59

REVIEWED DATE:

DA913X-30-A 1

BOARD No. Sch Rev Variant No. Var Rev

DRAWING NO:

SHEET NAME:

GPIOs

PAGE: 3 of 3

