Description

The HXT5112A VCSEL driver array is a key component for compact, robust and low-power optical transmitter modules. In conjunction with the VCSEL array, the chip handles the complete digital-to-optical conversion, including CML input, laser driver, drive control and supervision. Standard silicon technology and a small number of additional components allow for costeffective and compact assemblies.

Typical Applications

- IEEE 802.3ba Ethernet transceivers
- Infiniband QDR & FDR active cables
- Proprietary multi-channel optical modules

Features

- Low-power consumption of 46mW per channel while delivering 5mA average and 5mA modulation current
- Compatible with common cathode and isolated VCSEL arrays
- 2-wire interface control and symmetric pad design maximize module design flexibility
- 10mA average and 10mA modulation current maximum
- 15mA burn-in current maximum
- InfiniBand QDR/FDR compliant
- 100G Base-SR10 compliant
- Solder bump version available

Ordering Information

Part	Temp. Range	Pin-Package
HXT5112A	0°C to +85°C	Bare Die 2.05mm x 3.65mm
-DNT		
HXT5112A	0°C to +85°C	Bare Die with solder bumps
-BNT		for flip chip assembly

For price, delivery schedules, and to place orders, contact IDT at <u>www.IDT.com/go/sales</u>

Block Diagram




Figure 1. Block Diagram

Revision History

Date	Notes
April 12, 2011	Initial release.
July 4, 2011	Lot of updates and fixes.
September 1, 2011	Remove bump related spec and add some minor modifications.
October 12, 2011	Add pad sizes and die layout details.
November 23, 2011	Correct types for bits 0 & 1 in register 0X05.
January 25, 2012	Add solder bump specification.
February 27, 2012	Add typical values for Icc1 and Icc2. Revised solder bump specification.
March 12, 2013	Administrative error fix.
January 22, 2018	Changed to IDT Branding.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.