

# RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan  
Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RH8-B0245C/E	Rev.	3.00
Title	RH850/C1x User's Manual Hardware Rev.1.60 Errata		Information Category	Technical Notification		
Applicable Product	RH850/C1x	Lot No.	Reference Document	Refer to the below		
		-				

## 1. Explanation

This document is errata of RH850/C1x User's Manual Hardware Rev.1.60.

No.1 to No.9 have already been notified on the previous edition of TN-RH8-B0245A/E.





No.10 to No.39 have already been notified on the previous edition of TN-RH8-B0245B/E.

No.40 to No.49 are additional items.

### 【Reference Documents】

Series	Series	Series	Rev.	Document No
RH850	C1x	RH850/C1x User's Manual: Hardware	1.60	R01UH0414EJ0160



No.	PDF page (Rev.1.60)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note																																																																																																																								
5	2219	On-Chip Debugging Unit (OCD)	30.4.4.3 Usage Notes on the AUDR Function	<p><b>30.4.4.3 Usage Notes on the AUDR Function</b></p> <ul style="list-style-type: none"> <li>Do not negate the AUDSYNC pin until one cycle of AUDCK has elapsed after a command is input to the AUDATA pin and the Ready flag has been returned.</li> <li>When uninitialized memory is accessed through the AUDR, a bus error may occur due to ECC error detection.</li> </ul>	<p>30.4.4.3 Usage Notes on the AUDR Function</p> <ul style="list-style-type: none"> <li>Do not negate the AUDSYNC pin until one cycle of AUDCK has elapsed after a command is input to the AUDATA pin and the Ready flag has been returned.</li> <li>When uninitialized memory is accessed through the AUDR, a bus error may occur due to ECC error detection.</li> <li>Do not reset AUDR with <math>\overline{\text{AUDRST}} = \text{L}</math>, while transferring data with AUDR (<math>\overline{\text{AUDSYNC}} = \text{L}</math>). The data transfer of AUDR is not completed in the System Interconnect, and it may interfere with the data transfer of other bus masters.</li> <li>AUDR can not transfer data when being in external or internal reset state.</li> <li>Do not assert <math>\overline{\text{AUDSYNC}}</math> pin for a minimum of 2 AUDCK cycles after AUDR reset release with <math>\overline{\text{AUDRST}} = \text{H}</math>.</li> <li>The timing from power on to data transfer is shown in Figure 30.xx.</li> </ul>  <p>Figure 30.xx Timings from power on to data transfer</p>	Description Change	TN-RH8-B0228A/E	-																																																																																																																								
6	2219	On-Chip Debugging Unit (OCD)	30.5 Cautions on Using On-Chip Debugger	none	(6) Handling of /DCUTRSTpin at power on Set the /DCUTRSTpin to the low level at power on, regardless of whether on-chip debugging is used.	Additional Description	-	-																																																																																																																								
7	2274	Electrical Characteristics	Figure 35.6 Control Signal Timing	 <p>Figure 35.6 Control Signal Timing</p>	 <p>Figure 35.6 Control Signal Timing</p>	Writing Error	-	-																																																																																																																								
8	2290	Electrical Characteristics	Table 35.31 AUD RAM Monitor Timing	<p>Table 35.31 AUD RAM Monitor Timing</p> <p>Condition: Tj = -40°C to 150°C, CL = 30 pF</p> <table border="1"> <thead> <tr> <th>Item</th> <th>Symbol</th> <th>Min.</th> <th>Max.</th> <th>Unit</th> </tr> </thead> <tbody> <tr> <td>AUDCK cycle time (monitor mode)</td> <td>tAUCKMcy</td> <td>50</td> <td>—</td> <td>ns</td> </tr> <tr> <td>AUDCK high-level width (monitor mode)</td> <td>tAUCKMH</td> <td>0.4 × tAUCKMcy</td> <td>—</td> <td>ns</td> </tr> <tr> <td>AUDCK low-level width (monitor mode)</td> <td>tAUCKML</td> <td>0.4 × tAUCKMcy</td> <td>—</td> <td>ns</td> </tr> <tr> <td>AUDRST setup time (monitor mode, to AUDCK ↑)</td> <td>tAURSTMS</td> <td>30</td> <td>—</td> <td>ns</td> </tr> <tr> <td>AUDRST input pulse width (monitor mode)</td> <td>tAURSTMW</td> <td>5 × tAUCKMcy</td> <td>—</td> <td>ns</td> </tr> <tr> <td>Monitor data output delay time (to AUDCK ↑)</td> <td>tAUDTMD</td> <td>—</td> <td>35</td> <td>ns</td> </tr> <tr> <td>Monitor data input setup time (to AUDCK ↑)</td> <td>tAUDTMS</td> <td>15</td> <td>—</td> <td>ns</td> </tr> <tr> <td>Monitor data input hold time (from AUDCK ↑)</td> <td>tAUDTMH</td> <td>5</td> <td>—</td> <td>ns</td> </tr> <tr> <td>AUDSYNC input setup time (to AUDCK ↑)</td> <td>tAUDSYS</td> <td>15</td> <td>—</td> <td>ns</td> </tr> <tr> <td>AUDSYNC input hold time (from AUDCK ↑)</td> <td>tAUDSYH</td> <td>5</td> <td>—</td> <td>ns</td> </tr> </tbody> </table>	Item	Symbol	Min.	Max.	Unit	AUDCK cycle time (monitor mode)	tAUCKMcy	50	—	ns	AUDCK high-level width (monitor mode)	tAUCKMH	0.4 × tAUCKMcy	—	ns	AUDCK low-level width (monitor mode)	tAUCKML	0.4 × tAUCKMcy	—	ns	AUDRST setup time (monitor mode, to AUDCK ↑)	tAURSTMS	30	—	ns	AUDRST input pulse width (monitor mode)	tAURSTMW	5 × tAUCKMcy	—	ns	Monitor data output delay time (to AUDCK ↑)	tAUDTMD	—	35	ns	Monitor data input setup time (to AUDCK ↑)	tAUDTMS	15	—	ns	Monitor data input hold time (from AUDCK ↑)	tAUDTMH	5	—	ns	AUDSYNC input setup time (to AUDCK ↑)	tAUDSYS	15	—	ns	AUDSYNC input hold time (from AUDCK ↑)	tAUDSYH	5	—	ns	<p>Table 35.31 AUD RAM Monitor Timing</p> <p>Conditions: Tj = -40°C to 150°C, CL = 30 pF</p> <table border="1"> <thead> <tr> <th>Item</th> <th>Symbol</th> <th>Min.</th> <th>Max.</th> <th>Unit</th> </tr> </thead> <tbody> <tr> <td>AUDCK cycle time (monitor mode)</td> <td>tAUCKMcy</td> <td>50</td> <td>—</td> <td>ns</td> </tr> <tr> <td>AUDCK high-level width (monitor mode)</td> <td>tAUCKMH</td> <td>0.4 × tAUCKMcy</td> <td>—</td> <td>ns</td> </tr> <tr> <td>AUDCK low-level width (monitor mode)</td> <td>tAUCKML</td> <td>0.4 × tAUCKMcy</td> <td>—</td> <td>ns</td> </tr> <tr> <td>AUDRST setup time (monitor mode, to AUDCK↑)</td> <td>tAURSTMS</td> <td>30</td> <td>—</td> <td>ns</td> </tr> <tr> <td>AUDRST input pulse width (monitor mode)</td> <td>tAURSTMW</td> <td>5 × tAUCKMcy</td> <td>—</td> <td>ns</td> </tr> <tr> <td>Monitor data output delay time (to AUDCK ↑)</td> <td>tAUDTMD</td> <td>—</td> <td>35</td> <td>ns</td> </tr> <tr> <td>Monitor data input setup time (to AUDCK ↑)</td> <td>tAUDTMS</td> <td>15</td> <td>—</td> <td>ns</td> </tr> <tr> <td>Monitor data input hold time (from AUDCK ↑)</td> <td>tAUDTMH</td> <td>5</td> <td>—</td> <td>ns</td> </tr> <tr> <td>AUDSYNC input setup time (to AUDCK ↑)</td> <td>tAUDSYS</td> <td>15</td> <td>—</td> <td>ns</td> </tr> <tr> <td>AUDSYNC input hold time (from AUDCK ↑)</td> <td>tAUDSYH</td> <td>5</td> <td>—</td> <td>ns</td> </tr> <tr> <td>AUDISR setup time</td> <td>tAUDMDS</td> <td>1</td> <td>—</td> <td>ns</td> </tr> <tr> <td>AUDISR hold time</td> <td>tAUDMDH</td> <td>1</td> <td>—</td> <td>ns</td> </tr> </tbody> </table>	Item	Symbol	Min.	Max.	Unit	AUDCK cycle time (monitor mode)	tAUCKMcy	50	—	ns	AUDCK high-level width (monitor mode)	tAUCKMH	0.4 × tAUCKMcy	—	ns	AUDCK low-level width (monitor mode)	tAUCKML	0.4 × tAUCKMcy	—	ns	AUDRST setup time (monitor mode, to AUDCK↑)	tAURSTMS	30	—	ns	AUDRST input pulse width (monitor mode)	tAURSTMW	5 × tAUCKMcy	—	ns	Monitor data output delay time (to AUDCK ↑)	tAUDTMD	—	35	ns	Monitor data input setup time (to AUDCK ↑)	tAUDTMS	15	—	ns	Monitor data input hold time (from AUDCK ↑)	tAUDTMH	5	—	ns	AUDSYNC input setup time (to AUDCK ↑)	tAUDSYS	15	—	ns	AUDSYNC input hold time (from AUDCK ↑)	tAUDSYH	5	—	ns	AUDISR setup time	tAUDMDS	1	—	ns	AUDISR hold time	tAUDMDH	1	—	ns	Additional Description	-	-
Item	Symbol	Min.	Max.	Unit																																																																																																																												
AUDCK cycle time (monitor mode)	tAUCKMcy	50	—	ns																																																																																																																												
AUDCK high-level width (monitor mode)	tAUCKMH	0.4 × tAUCKMcy	—	ns																																																																																																																												
AUDCK low-level width (monitor mode)	tAUCKML	0.4 × tAUCKMcy	—	ns																																																																																																																												
AUDRST setup time (monitor mode, to AUDCK ↑)	tAURSTMS	30	—	ns																																																																																																																												
AUDRST input pulse width (monitor mode)	tAURSTMW	5 × tAUCKMcy	—	ns																																																																																																																												
Monitor data output delay time (to AUDCK ↑)	tAUDTMD	—	35	ns																																																																																																																												
Monitor data input setup time (to AUDCK ↑)	tAUDTMS	15	—	ns																																																																																																																												
Monitor data input hold time (from AUDCK ↑)	tAUDTMH	5	—	ns																																																																																																																												
AUDSYNC input setup time (to AUDCK ↑)	tAUDSYS	15	—	ns																																																																																																																												
AUDSYNC input hold time (from AUDCK ↑)	tAUDSYH	5	—	ns																																																																																																																												
Item	Symbol	Min.	Max.	Unit																																																																																																																												
AUDCK cycle time (monitor mode)	tAUCKMcy	50	—	ns																																																																																																																												
AUDCK high-level width (monitor mode)	tAUCKMH	0.4 × tAUCKMcy	—	ns																																																																																																																												
AUDCK low-level width (monitor mode)	tAUCKML	0.4 × tAUCKMcy	—	ns																																																																																																																												
AUDRST setup time (monitor mode, to AUDCK↑)	tAURSTMS	30	—	ns																																																																																																																												
AUDRST input pulse width (monitor mode)	tAURSTMW	5 × tAUCKMcy	—	ns																																																																																																																												
Monitor data output delay time (to AUDCK ↑)	tAUDTMD	—	35	ns																																																																																																																												
Monitor data input setup time (to AUDCK ↑)	tAUDTMS	15	—	ns																																																																																																																												
Monitor data input hold time (from AUDCK ↑)	tAUDTMH	5	—	ns																																																																																																																												
AUDSYNC input setup time (to AUDCK ↑)	tAUDSYS	15	—	ns																																																																																																																												
AUDSYNC input hold time (from AUDCK ↑)	tAUDSYH	5	—	ns																																																																																																																												
AUDISR setup time	tAUDMDS	1	—	ns																																																																																																																												
AUDISR hold time	tAUDMDH	1	—	ns																																																																																																																												
9	2884	Electrical Characteristics	39.3.12 AUD RAM Monitor	none	 <p>Figure 35.xx Timing to reflect settings on AUDISR</p>	Additional Description	-	-																																																																																																																								
10	70	Pins	2.1.2.3 Pin Data Input/Output	<p>• PBDCn.PBDCn,m In output mode, when this bit is set to 1, the pin enters the bidirectional mode. In bidirectional mode, the level of the signal on a Pn,m pin can be read from PPRn.PPRn,m.</p>	<p>• PBDCn.PBDCn,m In output mode, when this bit is set to 1, the pin enters the bidirectional mode. In bidirectional mode, the level of the signal on a Pn,m pin can be read from PPRn.PPRn,m.</p>	Writing Error	-	-																																																																																																																								

No.	PDF page (Rev.1.60)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note
11	250	Interrupt	Figure 6.2 Example of External Interrupt Processing Flow			Writing Error	-	-
12	631	RS-CAN	14.3.2 RSCAN0CmCFG	Set this register before requesting a transition to channel communication mode or channel wait mode.	Set this register before requesting a transition to channel communication mode or channel halt mode.	Writing Error	-	-
13	688	RS-CAN	14.3.34 RSCAN0CFIDk	<p>28 to 0 CFID[28:0] Transmit/Receive FIFO Buffer ID Data</p> <ul style="list-style-type: none"> <li>When CFM[1:0] value is 01<sub>b</sub> (transmit mode): Set standard ID or extended ID. For standard ID, write an ID to bits b10 to b0 and write 0 to bits b28 to b11.</li> <li>When CFM[1:0] value is 00<sub>b</sub> (receive mode): Standard ID or extended ID in the received message can be read. For standard ID, read bits b10 to b0. Bits b28 to b11 are read as 0.</li> </ul> <p><b>NOTE</b> To clear the CFTXIF, CFRXIF, and CFMLT flags to 0, the program must write 0 to these flags. Use a store instruction to write 0 to these flags and write 1 to the other flags.</p>	<p>28 to 0 CFID[28:0] Transmit/Receive FIFO Buffer ID Data</p> <ul style="list-style-type: none"> <li>When CFM[1:0] value is 01<sub>b</sub> (transmit mode): Set standard ID or extended ID. For standard ID, write an ID to bits b10 to b0 and write 0 to bits b28 to b11.</li> <li>When CFM[1:0] value is 00<sub>b</sub> (receive mode): Standard ID or extended ID in the received message can be read. For standard ID, read bits b10 to b0. Bits b28 to b11 are read as 0.</li> </ul>	Writing Error	-	-
14	733	RS-CAN	14.3.61 RSCAN0THLPCTRm	At this time, the THLMC[40] (transmit history buffer unread data counter) value in the RSCAN0THLSTSm register is decremented.	At this time, the THLMC[4:0] (transmit history buffer unread data counter) value in the RSCAN0THLSTSm register is decremented by 1.	Writing Error	-	-
15	746	RS-CAN	Figure 14.5 Transitions of Global Modes	Figure 14.5 Transitions of Global Modes	Figure 14.5 Transitions of Channel Modes	Writing Error	-	-
16	747	RS-CAN	Table 14.88 Operation a Channel Transitions to Channel Reset Mode/Channel Halt Mode	Note 3. When the transition from channel reset mode to channel wait mode is to be made, set the RSCAN0CmCFG register in channel reset mode and then shift to channel wait mode.	Note 3. When the transition from channel reset mode to channel halt mode is to be made, set the RSCAN0CmCFG register in channel reset mode and then shift to channel halt mode.	Writing Error	-	-
17	756	RS-CAN	14.4.4.1 Transmit Priority Determination	When messages are retransmitted due to an arbitration-lost or an error, transmit priority determination is made again regardless of the TPRI bit.	When messages are retransmitted due to an arbitration-lost or an error, transmit priority determination is made again according to the TPRI bit.	Writing Error	-	-
18	772	RS-CAN	Figure 14.20 Buffer Configuration			Writing Error	-	-

No.	PDF page (Rev.1.60)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note
19	773	RS-CAN	Figure 14.21 Buffer Setting Procedure	<p>Enable interrupt of buffer to be used</p> <p>k = 0 to 11 m = 0 to 7</p> <p>End</p> <ul style="list-style-type: none"> <li>Enable receive FIFO interrupts by the RFIE bit in the RSCANRFFCm register.</li> <li>Enable transmit/receive FIFO transmit interrupts by the CFTXIE bit in the RSCANDFCCK register.</li> <li>Enable transmit/receive FIFO receive interrupts by the CFRXIE bit in the RSCANDFCCK register.</li> <li>Enable transmit abort interrupts by the TAIE bit in the RSCANDCnCTR register.</li> <li>Enable transmit complete interrupts by the TMIE bit in the RSCANOTMIEC0 register.</li> <li>Enable transmit queue interrupts by the TXQIE bit in the RSCANOTFQCCn register.</li> <li>Enable transmit history interrupts by the THLIE bit in the RSCANOTHLCCn register.</li> </ul>	<p>Enable interrupt of buffer to be used</p> <p>k = 0 to 11 m = 0 to 7</p> <p>End</p> <ul style="list-style-type: none"> <li>Enable receive FIFO interrupts by the RFIE bit in the RSCANRFFCm register.</li> <li>Enable transmit/receive FIFO transmit interrupts by the CFTXIE bit in the RSCANDFCCK register.</li> <li>Enable transmit/receive FIFO receive interrupts by the CFRXIE bit in the RSCANDFCCK register.</li> <li>Enable transmit abort interrupts by the TAIE bit in the RSCANDCnCTR register.</li> <li>Enable transmit complete interrupts by the TMIE bit in the RSCANOTMIEC0 register.</li> <li>Enable transmit queue interrupts by the TXQIE bit in the RSCANOTFQCCn register.</li> <li>Enable transmit history interrupts by the THLIE bit in the RSCANOTHLCCn register.</li> </ul>	Writing Error	-	-
20	776	RS-CAN	14.5.2.2 FIFO Buffer Reading Procedure	When received messages have been stored in one or more receive FIFO buffers or a transmit/receive FIFO buffer that is set to receive mode or gateway mode, the corresponding message count display counter (RFMC[7:0] bits) in the RSCANORFSTSx register (x = 0 to 7) or CFMC[7:0] bits in the RSCANOCFSTSx register (k = 0 to 11) is incremented by 1.	When received messages have been stored in one or more receive FIFO buffers or a transmit/receive FIFO buffer that is set to receive mode or gateway mode, the corresponding message count display counter (RFMC[7:0] bits) in the RSCANORFSTSx register (x = 0 to 7) or CFMC[7:0] bits in the RSCANOCFSTSx register (k = 0 to 11) is incremented by 1.	Writing Error	-	-
21	792	RS-CAN	14.6 Notes	When linking transmit buffers to transmit/receive FIFO buffers or allocating transmit buffers to transmit queues, set the control register (RSCANOTMCP) of the corresponding transmit buffer to 00H. The status register (RSCANOTMSTSp) of the corresponding transmit buffer should not be used. Flags in other status registers (registers RSCANOTMTRSTS0 to RSCANOTMTRSTS2, RSCANOTMARSTS0 to RSCANOTMARSTS2, RSCANOTMTCSTS0 to RSCANOTMTCSTS2, and RSCANOTMASTS0 to RSCANOTMASTS2), which correspond to transmit buffers linked to transmit/receive FIFO buffers or allocated to transmit queues remain unchanged. Set the enable bit in the corresponding interrupt enable register (the RSCANOTMIEC0, RSCANOTMIEC1 and RSCANOTMIEC2) to 0 (transmit buffer interrupt is disabled).	When linking transmit buffers to transmit/receive FIFO buffers or allocating transmit buffers to transmit queues, set the control register (RSCANOTMCP) of the corresponding transmit buffer to 00H. The status register (RSCANOTMSTSp) of the corresponding transmit buffer should not be used. Flags in other status registers (registers RSCANOTMTRSTS0, RSCANOTMTRSTS1, RSCANOTMARSTS0, RSCANOTMARSTS1, RSCANOTMTCSTS0, RSCANOTMTCSTS1, RSCANOTMASTS0 and RSCANOTMASTS1), which correspond to transmit buffers linked to transmit/receive FIFO buffers or allocated to transmit queues remain unchanged. Set the enable bit in the corresponding interrupt enable register (the RSCANOTMIEC0, RSCANOTMIEC1 and RSCANOTMIEC2) to 0 (transmit buffer interrupt is disabled).	Writing Error	-	-
22	809	OS Timer	16.2.2 Block Diagram	The following block diagram shows the main components of the OSTM.	The following block diagram shows the main components of the OSTM. <i>This product does not implement OSTMnTOUT output.</i>	Writing Error	-	-
23	1341	TSG3	Figure 19.47 Example of Error Interrupt (INTTSG3nIER) Generation (PWM Mode)	<p>Figure 19.47 Example of Error Interrupt (INTTSG3nIER) Generation (PWM Mode)</p>	<p>Figure 19.47 Example of Error Interrupt (INTTSG3nIER) Generation (PWM Mode)</p>	Writing Error	-	-
24	1353	TSG3	Figure 19.53 Example of Dead Time Control between TSG3nO1 and TSG3nO2 Outputs (2/2)	TSG3nCMP1E + TSG3nDTC1 ≥ TSG3nCMP0E + TSG3nCMP2E TSG3nCMP2E + TSG3nDTC0 ≥ TSG3nCMP0E + TSG3nCMP1E (TSG3nO1 stays inactive)	TSG3nCMP1E + TSG3nDTC1 ≥ TSG3nCMP0E + TSG3nCMP3E (TSG3nO2 stays inactive) TSG3nCMP3E + TSG3nDTC0 ≥ TSG3nCMP0E + TSG3nCMP1E (TSG3nO1 stays inactive)	Writing Error	-	-
25	1353	TSG3	Figure 19.53 Example of Dead Time Control between TSG3nO1 and TSG3nO2 Outputs (2/2)	At (4), the falling edge (inactive) of the TSG3nO1 output is caused by the simultaneous active state detected and the dead time counter starts counting. After the end of the dead time counter operation, the TSG3nO2 output becomes active.	At (4), the falling edge (inactive) of the TSG3nO1 output is caused by the simultaneous active state detected. The dead time counter starts counting after compare match with the TSG3nCMP1 register. After the end of the dead time counter operation, the TSG3nO2 output becomes active.	Writing Error	-	-
26	1353	TSG3	Figure 19.53 Example of Dead Time Control between TSG3nO1 and TSG3nO2 Outputs (2/2)	<p>Figure 19.53 Example of Dead Time Control between TSG3nO1 and TSG3nO2 Outputs (2/2)</p>	<p>Figure 19.53 Example of Dead Time Control between TSG3nO1 and TSG3nO2 Outputs (2/2)</p>	Writing Error	-	-

No.	PDF page (Rev.1.60)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note																																																																																																																																				
27	1760	EMU2	Table 24.73 EMU2nCTRINMD Register Contents	<table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>15 to 8</td> <td>—</td> <td>These bits are read as 0. The write value should be 0.</td> </tr> <tr> <td>7, 6</td> <td>INSTCTR[1:0]</td> <td>Selects the activation timing of input IP*1 0 0: On completion of all A/D conversion (scan of the A/D converter scan group 4 ended) 0 1: On completion of A/D conversion of CH0 (conversion of the A/D converter virtual channel 0 completed) 1 0: On completion of A/D conversion of CH1 (conversion of the A/D converter virtual channel 1 completed) 1 1: On completion of A/D conversion of CH2 (conversion of the A/D converter virtual channel 2 completed)</td> </tr> <tr> <td>5 to 3</td> <td>CMUVW[2:0]</td> <td>Selects the object of current measurement when the CMES bit is set to 1. 0 0 0: Measures currents of 3 phases (U, V, and W) 0 0 1: Measures currents of 2 phases (V and W) 0 1 0: Measures currents of 2 phases (U and W) 0 1 1: Measures currents of 2 phases (U and V) The other settings are prohibited.</td> </tr> <tr> <td>2</td> <td>CMES</td> <td>Selects the object of current measurement. 0: 2 phases (V and W) 1: Object selected by the CMUVW[2:0] bits</td> </tr> <tr> <td>1</td> <td>—</td> <td>This bit is read as 0. The write value should be 0.</td> </tr> <tr> <td>0</td> <td>FREGIN</td> <td>Selects electrical angle to be used for input IP. 0: Uses User-set value 1: Uses electrical angle and resolver angle generated by angle generation IP</td> </tr> </tbody> </table>	Bit Position	Bit Name	Function	15 to 8	—	These bits are read as 0. The write value should be 0.	7, 6	INSTCTR[1:0]	Selects the activation timing of input IP*1 0 0: On completion of all A/D conversion (scan of the A/D converter scan group 4 ended) 0 1: On completion of A/D conversion of CH0 (conversion of the A/D converter virtual channel 0 completed) 1 0: On completion of A/D conversion of CH1 (conversion of the A/D converter virtual channel 1 completed) 1 1: On completion of A/D conversion of CH2 (conversion of the A/D converter virtual channel 2 completed)	5 to 3	CMUVW[2:0]	Selects the object of current measurement when the CMES bit is set to 1. 0 0 0: Measures currents of 3 phases (U, V, and W) 0 0 1: Measures currents of 2 phases (V and W) 0 1 0: Measures currents of 2 phases (U and W) 0 1 1: Measures currents of 2 phases (U and V) The other settings are prohibited.	2	CMES	Selects the object of current measurement. 0: 2 phases (V and W) 1: Object selected by the CMUVW[2:0] bits	1	—	This bit is read as 0. The write value should be 0.	0	FREGIN	Selects electrical angle to be used for input IP. 0: Uses User-set value 1: Uses electrical angle and resolver angle generated by angle generation IP	<table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>15 to 8</td> <td>—</td> <td>These bits are read as 0. The write value should be 0.</td> </tr> <tr> <td>7, 6</td> <td>INSTCTR[1:0]</td> <td>Selects the activation timing of input IP*1 0 0: On completion of all A/D conversion (scan of the A/D converter scan group 4 ended) 0 1: On completion of A/D conversion of CH0 (conversion of the A/D converter virtual channel 0 completed) 1 0: On completion of A/D conversion of CH1 (conversion of the A/D converter virtual channel 1 completed) 1 1: On completion of A/D conversion of CH2 (conversion of the A/D converter virtual channel 2 completed)</td> </tr> <tr> <td>5 to 3</td> <td>CMUVW[2:0]</td> <td>Selects the object of current measurement when the CMES bit is set to 1. 0 0 0: Measures currents of 3 phases (U, V, and W) 0 0 1: Measures currents of 2 phases (V and W) 0 1 0: Measures currents of 2 phases (U and W) 0 1 1: Measures currents of 2 phases (U and V) The other settings are prohibited.</td> </tr> <tr> <td>2</td> <td>CMES</td> <td>Selects the object of current measurement. 0: 2 phases (V and W) 1: Object selected by the CMUVW[2:0] bits</td> </tr> <tr> <td>1</td> <td>—</td> <td>This bit is read as 0. The write value should be 0.</td> </tr> <tr> <td>0</td> <td>FREGIN</td> <td>Selects electrical angle to be used for input IP. 0: Uses User-set value 1: Uses electrical angle and resolver angle generated by angle generation IP</td> </tr> </tbody> </table>	Bit Position	Bit Name	Function	15 to 8	—	These bits are read as 0. The write value should be 0.	7, 6	INSTCTR[1:0]	Selects the activation timing of input IP*1 0 0: On completion of all A/D conversion (scan of the A/D converter scan group 4 ended) 0 1: On completion of A/D conversion of CH0 (conversion of the A/D converter virtual channel 0 completed) 1 0: On completion of A/D conversion of CH1 (conversion of the A/D converter virtual channel 1 completed) 1 1: On completion of A/D conversion of CH2 (conversion of the A/D converter virtual channel 2 completed)	5 to 3	CMUVW[2:0]	Selects the object of current measurement when the CMES bit is set to 1. 0 0 0: Measures currents of 3 phases (U, V, and W) 0 0 1: Measures currents of 2 phases (V and W) 0 1 0: Measures currents of 2 phases (U and W) 0 1 1: Measures currents of 2 phases (U and V) The other settings are prohibited.	2	CMES	Selects the object of current measurement. 0: 2 phases (V and W) 1: Object selected by the CMUVW[2:0] bits	1	—	This bit is read as 0. The write value should be 0.	0	FREGIN	Selects electrical angle to be used for input IP. 0: Uses User-set value 1: Uses electrical angle and resolver angle generated by angle generation IP	Writing Error	—	—																																																																																										
Bit Position	Bit Name	Function																																																																																																																																										
15 to 8	—	These bits are read as 0. The write value should be 0.																																																																																																																																										
7, 6	INSTCTR[1:0]	Selects the activation timing of input IP*1 0 0: On completion of all A/D conversion (scan of the A/D converter scan group 4 ended) 0 1: On completion of A/D conversion of CH0 (conversion of the A/D converter virtual channel 0 completed) 1 0: On completion of A/D conversion of CH1 (conversion of the A/D converter virtual channel 1 completed) 1 1: On completion of A/D conversion of CH2 (conversion of the A/D converter virtual channel 2 completed)																																																																																																																																										
5 to 3	CMUVW[2:0]	Selects the object of current measurement when the CMES bit is set to 1. 0 0 0: Measures currents of 3 phases (U, V, and W) 0 0 1: Measures currents of 2 phases (V and W) 0 1 0: Measures currents of 2 phases (U and W) 0 1 1: Measures currents of 2 phases (U and V) The other settings are prohibited.																																																																																																																																										
2	CMES	Selects the object of current measurement. 0: 2 phases (V and W) 1: Object selected by the CMUVW[2:0] bits																																																																																																																																										
1	—	This bit is read as 0. The write value should be 0.																																																																																																																																										
0	FREGIN	Selects electrical angle to be used for input IP. 0: Uses User-set value 1: Uses electrical angle and resolver angle generated by angle generation IP																																																																																																																																										
Bit Position	Bit Name	Function																																																																																																																																										
15 to 8	—	These bits are read as 0. The write value should be 0.																																																																																																																																										
7, 6	INSTCTR[1:0]	Selects the activation timing of input IP*1 0 0: On completion of all A/D conversion (scan of the A/D converter scan group 4 ended) 0 1: On completion of A/D conversion of CH0 (conversion of the A/D converter virtual channel 0 completed) 1 0: On completion of A/D conversion of CH1 (conversion of the A/D converter virtual channel 1 completed) 1 1: On completion of A/D conversion of CH2 (conversion of the A/D converter virtual channel 2 completed)																																																																																																																																										
5 to 3	CMUVW[2:0]	Selects the object of current measurement when the CMES bit is set to 1. 0 0 0: Measures currents of 3 phases (U, V, and W) 0 0 1: Measures currents of 2 phases (V and W) 0 1 0: Measures currents of 2 phases (U and W) 0 1 1: Measures currents of 2 phases (U and V) The other settings are prohibited.																																																																																																																																										
2	CMES	Selects the object of current measurement. 0: 2 phases (V and W) 1: Object selected by the CMUVW[2:0] bits																																																																																																																																										
1	—	This bit is read as 0. The write value should be 0.																																																																																																																																										
0	FREGIN	Selects electrical angle to be used for input IP. 0: Uses User-set value 1: Uses electrical angle and resolver angle generated by angle generation IP																																																																																																																																										
28	1762	EMU2	24.3.42 EMU2nADDOFSmk	Value after reset: 0000 <sub>h</sub>	Value after reset: 0800 <sub>h</sub>	Writing Error	—	—																																																																																																																																				
29	1892	RDC2	25.3.7 RDC2nMNTC — RDC2n Monitor Pin Setting Register (n = 0, 1)	<p>25.3.7 RDC2nMNTC — RDC2n Monitor Pin Setting Register (n = 0, 1)</p> <p>Access: Readable/writable in 16-bit units Address: -RDC2n_base + 001A<sub>h</sub> Value After Reset: 000<sub>h</sub></p> <table border="1"> <thead> <tr> <th>Bit</th> <th>15</th> <th>14</th> <th>13</th> <th>12</th> <th>11</th> <th>10</th> <th>9</th> <th>8</th> <th>7</th> <th>6</th> <th>5</th> <th>4</th> <th>3</th> <th>2</th> <th>1</th> <th>0</th> </tr> </thead> <tbody> <tr> <td>Value after reset</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>R/W</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R/W</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> </tr> </tbody> </table> <p>Table 25.23 RDC2nMNTC Register Contents</p> <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>15 to 13</td> <td>Reserved</td> <td>These bits are read as 0. The write value should be 0.</td> </tr> <tr> <td>12</td> <td>MNTC</td> <td>Monitor Pin Control 0: Leaves RDC2nSINMNT and RDC2nCOSMNT pins open. 1: Outputs from RDC2nSINMNT and RDC2nCOSMNT pins.</td> </tr> <tr> <td>11 to 0</td> <td>Reserved</td> <td>These bits are read as 0. The write value should be 0.</td> </tr> </tbody> </table>	Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Value after reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R/W	R	R	R	R	R/W	R	R	R	R	R	R	R	R	R	R	R	Bit Position	Bit Name	Function	15 to 13	Reserved	These bits are read as 0. The write value should be 0.	12	MNTC	Monitor Pin Control 0: Leaves RDC2nSINMNT and RDC2nCOSMNT pins open. 1: Outputs from RDC2nSINMNT and RDC2nCOSMNT pins.	11 to 0	Reserved	These bits are read as 0. The write value should be 0.	<p>25.3.7 RDC2nMNTC — RDC2n Monitor Pin Setting Register (n = 0, 1)</p> <p>Access: Readable/writable in 16-bit units Address: -RDC2n_base + 001A<sub>h</sub> Value After Reset: 000<sub>h</sub></p> <table border="1"> <thead> <tr> <th>Bit</th> <th>15</th> <th>14</th> <th>13</th> <th>12</th> <th>11</th> <th>10</th> <th>9</th> <th>8</th> <th>7</th> <th>6</th> <th>5</th> <th>4</th> <th>3</th> <th>2</th> <th>1</th> <th>0</th> </tr> </thead> <tbody> <tr> <td>Value after reset</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>R/W</td> <td>R</td> <td>R</td> <td>R</td> <td>R/W</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> </tr> </tbody> </table> <p>Table 25.23 RDC2nMNTC Register Contents</p> <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>15 to 13</td> <td>Reserved</td> <td>These bits are read as 0. The write value should be 0.</td> </tr> <tr> <td>12</td> <td>MNTC</td> <td>Monitor Pin Control 0: Leaves RDC2nSINMNT and RDC2nCOSMNT pins open. 1: Outputs from RDC2nSINMNT and RDC2nCOSMNT pins.</td> </tr> <tr> <td>11 to 8</td> <td>Reserved</td> <td>These bits are read as 0. The write value should be 0.</td> </tr> <tr> <td>7 to 5</td> <td>Reserved</td> <td>The read value is undefined. The write value should be 0.</td> </tr> <tr> <td>4 to 0</td> <td>Reserved</td> <td>These bits are read as 0. The write value should be 0.</td> </tr> </tbody> </table>	Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Value after reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R/W	R	R	R	R/W	R	R	R	R	R	R	R	R	R	R	R	R	Bit Position	Bit Name	Function	15 to 13	Reserved	These bits are read as 0. The write value should be 0.	12	MNTC	Monitor Pin Control 0: Leaves RDC2nSINMNT and RDC2nCOSMNT pins open. 1: Outputs from RDC2nSINMNT and RDC2nCOSMNT pins.	11 to 8	Reserved	These bits are read as 0. The write value should be 0.	7 to 5	Reserved	The read value is undefined. The write value should be 0.	4 to 0	Reserved	These bits are read as 0. The write value should be 0.	Writing Error	—	—
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																																																												
Value after reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																																																																																																																												
R/W	R	R	R	R	R/W	R	R	R	R	R	R	R	R	R	R	R																																																																																																																												
Bit Position	Bit Name	Function																																																																																																																																										
15 to 13	Reserved	These bits are read as 0. The write value should be 0.																																																																																																																																										
12	MNTC	Monitor Pin Control 0: Leaves RDC2nSINMNT and RDC2nCOSMNT pins open. 1: Outputs from RDC2nSINMNT and RDC2nCOSMNT pins.																																																																																																																																										
11 to 0	Reserved	These bits are read as 0. The write value should be 0.																																																																																																																																										
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																																																												
Value after reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																																																																																																																												
R/W	R	R	R	R/W	R	R	R	R	R	R	R	R	R	R	R	R																																																																																																																												
Bit Position	Bit Name	Function																																																																																																																																										
15 to 13	Reserved	These bits are read as 0. The write value should be 0.																																																																																																																																										
12	MNTC	Monitor Pin Control 0: Leaves RDC2nSINMNT and RDC2nCOSMNT pins open. 1: Outputs from RDC2nSINMNT and RDC2nCOSMNT pins.																																																																																																																																										
11 to 8	Reserved	These bits are read as 0. The write value should be 0.																																																																																																																																										
7 to 5	Reserved	The read value is undefined. The write value should be 0.																																																																																																																																										
4 to 0	Reserved	These bits are read as 0. The write value should be 0.																																																																																																																																										
30	1892	RDC2	25.3.7 RDC2nMNTC	Value after reset: 00x0 <sub>h</sub>	Value after reset: 00x0 <sub>h</sub>	Writing Error	—	—																																																																																																																																				
31	1892	RDC2	Table 25.23 RDC2nMNTC Register Contents	<p>Table 25.23 RDC2nMNTC Register Contents</p> <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>15 to 13</td> <td>Reserved</td> <td>These bits are read as 0. The write value should be 0.</td> </tr> <tr> <td>12</td> <td>MNTC</td> <td>Monitor Pin Control 0: Leaves RDC2nSINMNT and RDC2nCOSMNT pins open. 1: Outputs from RDC2nSINMNT and RDC2nCOSMNT pins.</td> </tr> <tr> <td>11 to 0</td> <td>Reserved</td> <td>These bits are read as 0. The write value should be 0.</td> </tr> </tbody> </table>	Bit Position	Bit Name	Function	15 to 13	Reserved	These bits are read as 0. The write value should be 0.	12	MNTC	Monitor Pin Control 0: Leaves RDC2nSINMNT and RDC2nCOSMNT pins open. 1: Outputs from RDC2nSINMNT and RDC2nCOSMNT pins.	11 to 0	Reserved	These bits are read as 0. The write value should be 0.	<p>Table 25.23 RDC2nMNTC Register Contents</p> <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>15 to 13</td> <td>Reserved</td> <td>These bits are read as 0. The write value should be 0.</td> </tr> <tr> <td>12</td> <td>MNTC</td> <td>Monitor Pin Control 0: Leaves RDC2nSINMNT and RDC2nCOSMNT pins open. 1: Outputs from RDC2nSINMNT and RDC2nCOSMNT pins.</td> </tr> <tr> <td>11 to 8</td> <td>Reserved</td> <td>These bits are read as 0. The write value should be 0.</td> </tr> <tr> <td>7 to 5</td> <td>Reserved</td> <td>The read value is undefined. The write value should be 0.</td> </tr> <tr> <td>4 to 0</td> <td>Reserved</td> <td>These bits are read as 0. The write value should be 0.</td> </tr> </tbody> </table>	Bit Position	Bit Name	Function	15 to 13	Reserved	These bits are read as 0. The write value should be 0.	12	MNTC	Monitor Pin Control 0: Leaves RDC2nSINMNT and RDC2nCOSMNT pins open. 1: Outputs from RDC2nSINMNT and RDC2nCOSMNT pins.	11 to 8	Reserved	These bits are read as 0. The write value should be 0.	7 to 5	Reserved	The read value is undefined. The write value should be 0.	4 to 0	Reserved	These bits are read as 0. The write value should be 0.	Writing Error	—	—																																																																																																						
Bit Position	Bit Name	Function																																																																																																																																										
15 to 13	Reserved	These bits are read as 0. The write value should be 0.																																																																																																																																										
12	MNTC	Monitor Pin Control 0: Leaves RDC2nSINMNT and RDC2nCOSMNT pins open. 1: Outputs from RDC2nSINMNT and RDC2nCOSMNT pins.																																																																																																																																										
11 to 0	Reserved	These bits are read as 0. The write value should be 0.																																																																																																																																										
Bit Position	Bit Name	Function																																																																																																																																										
15 to 13	Reserved	These bits are read as 0. The write value should be 0.																																																																																																																																										
12	MNTC	Monitor Pin Control 0: Leaves RDC2nSINMNT and RDC2nCOSMNT pins open. 1: Outputs from RDC2nSINMNT and RDC2nCOSMNT pins.																																																																																																																																										
11 to 8	Reserved	These bits are read as 0. The write value should be 0.																																																																																																																																										
7 to 5	Reserved	The read value is undefined. The write value should be 0.																																																																																																																																										
4 to 0	Reserved	These bits are read as 0. The write value should be 0.																																																																																																																																										
32	1928	RDC2	Figure 25.12 RDC2 Initial Operation Flow	<p>Note: n = 0, 1</p> <p>Note 1. See Figure 25.13, Register Initial Setting Flow.</p> <p>Note 2. For BIST test time, see Section 35.5.1, RDC Conversion Performance.</p> <p>Note 3. For BIST recovery time, see Section 35.5.1, RDC Conversion Performance.</p> <p>Note 4. For the settling time, see Section 35.5.1, RDC Conversion Performance.</p>	<p>Note: n = 0, 1</p> <p>Note2: If the angle cannot be tracked when the R/D unit is started, apply a ki reset after the amplitude of RDC2nSINMNT or RDC2nCOSMNT rises to at least 1 V p-p and the amplitude of RDC2nRSO rises to at least 200 mV p-p.</p> <p>Note 1. See Figure 25.13, Register Initial Setting Flow.</p> <p>Note 2. For BIST test time, see Section 35.5.1, RDC Conversion Performance.</p> <p>Note 3. For BIST recovery time, see Section 35.5.1, RDC Conversion Performance.</p> <p>Note 4. For the settling time, see Section 35.5.1, RDC Conversion Performance.</p>	Writing Error	—	—																																																																																																																																				
33	1930	RDC2	25.6.1 Resolver Signal Input (Differential Input) Circuit	(1) RH = [(RVDD - VCOM) / (22.0 × 10 <sup>-6</sup> )] - RIN, where VCOM = RVDD/2[V]	(1) RH = [(+VEXT - VCOM) / (22.0 × 10 <sup>-6</sup> )] - RIN, where VCOM = RVDD/2[V]	Writing Error	—	—																																																																																																																																				

No.	PDF page (Rev.1.60)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note																																																																								
34	2005	ADCC	Table 26.49 Notes on Setting Registers (2/2)	ADCCnTHCR ADCCnTHACR ADCCnTHBCR ADCCnTHER ADCCnTHGSR ADCCnSGCRx ADCCnSGVCPx ADCCnSGVCEPx When setting the registers shown in the left column, write these registers after they have been read. If <u>this procedure is not followed</u> , the written register value may not be properly reflected, resulting in malfunction.	ADCCnTHCR ADCCnTHACR ADCCnTHBCR ADCCnTHER ADCCnTHGSR ADCCnSGCRx ADCCnSGVCPx ADCCnSGVCEPx When setting the registers shown in the left column, write these registers after they have been read. If <u>writing to the register shown at the left occurs continuously without following this procedure</u> , the written register value may not be correctly reflected in operations.	Additional Description	-	-																																																																								
35	2007	ADCC	Table 26.52 A/D Conversion Influential Formula	Table 26.52 A/D Conversion Influential Formula <table border="1"> <thead> <tr> <th>Item</th> <th>Symbol</th> <th>Reference</th> <th>Unit</th> </tr> </thead> <tbody> <tr> <td>Signal source impedance</td> <td>Re</td> <td>Depends on user board</td> <td>kΩ</td> </tr> <tr> <td>Conversion cycle of T&amp;H circuit</td> <td>T2</td> <td></td> <td>ms</td> </tr> <tr> <td>AnVREFH voltage (n = 0, 1)</td> <td>Vavrefh</td> <td></td> <td>V</td> </tr> <tr> <td>Parasitic capacitance of the last stage of channel multiplexer</td> <td>C1</td> <td>10</td> <td>pF</td> </tr> <tr> <td> AnVCC voltage / 2 - measured pin voltage   (n = 0, 1)</td> <td>V3</td> <td>Depends on user board</td> <td>V</td> </tr> </tbody> </table>	Item	Symbol	Reference	Unit	Signal source impedance	Re	Depends on user board	kΩ	Conversion cycle of T&H circuit	T2		ms	AnVREFH voltage (n = 0, 1)	Vavrefh		V	Parasitic capacitance of the last stage of channel multiplexer	C1	10	pF	AnVCC voltage / 2 - measured pin voltage   (n = 0, 1)	V3	Depends on user board	V	Table 26.52 A/D Conversion Influential Formula of C1M (R7F701271EAFP #=0) and C1H (R7F701270EABG #=0) <table border="1"> <thead> <tr> <th>Item</th> <th>Symbol</th> <th>Reference</th> <th>Unit</th> </tr> </thead> <tbody> <tr> <td>Signal source impedance</td> <td>Re</td> <td>Depends on user board</td> <td>kΩ</td> </tr> <tr> <td>Conversion cycle of T&amp;H circuit</td> <td>T2</td> <td></td> <td>ms</td> </tr> <tr> <td>AnVREFH voltage (n = 0, 1)</td> <td>Vavrefh</td> <td></td> <td>V</td> </tr> <tr> <td>Parasitic capacitance of the last stage of channel multiplexer</td> <td>C1</td> <td>10</td> <td>pF</td> </tr> <tr> <td> AnVCC voltage / 2 - measured pin voltage   (n = 0, 1)</td> <td>V3</td> <td>Depends on user board</td> <td>V</td> </tr> </tbody> </table> Table 26.5X A/D Conversion Influential Formula of C1M (R7F701271EAFP #=4) and C1H (R7F701270EABG-C #=4) <table border="1"> <thead> <tr> <th>Item</th> <th>Symbol</th> <th>Reference</th> <th>Unit</th> </tr> </thead> <tbody> <tr> <td>Signal source impedance</td> <td>Re</td> <td>Depends on user board</td> <td>kΩ</td> </tr> <tr> <td>Conversion cycle of T&amp;H circuit</td> <td>T2</td> <td></td> <td>ms</td> </tr> <tr> <td>AnVREFH voltage (n = 0, 1)</td> <td>Vavrefh</td> <td></td> <td>V</td> </tr> <tr> <td>Parasitic capacitance of the last stage of channel multiplexer</td> <td>C1</td> <td>2</td> <td>pF</td> </tr> <tr> <td> AnVCC voltage / 2 - measured pin voltage   (n = 0, 1)</td> <td>V3</td> <td>Depends on user board</td> <td>V</td> </tr> </tbody> </table>	Item	Symbol	Reference	Unit	Signal source impedance	Re	Depends on user board	kΩ	Conversion cycle of T&H circuit	T2		ms	AnVREFH voltage (n = 0, 1)	Vavrefh		V	Parasitic capacitance of the last stage of channel multiplexer	C1	10	pF	AnVCC voltage / 2 - measured pin voltage   (n = 0, 1)	V3	Depends on user board	V	Item	Symbol	Reference	Unit	Signal source impedance	Re	Depends on user board	kΩ	Conversion cycle of T&H circuit	T2		ms	AnVREFH voltage (n = 0, 1)	Vavrefh		V	Parasitic capacitance of the last stage of channel multiplexer	C1	2	pF	AnVCC voltage / 2 - measured pin voltage   (n = 0, 1)	V3	Depends on user board	V	Writing Error	-	-
Item	Symbol	Reference	Unit																																																																													
Signal source impedance	Re	Depends on user board	kΩ																																																																													
Conversion cycle of T&H circuit	T2		ms																																																																													
AnVREFH voltage (n = 0, 1)	Vavrefh		V																																																																													
Parasitic capacitance of the last stage of channel multiplexer	C1	10	pF																																																																													
AnVCC voltage / 2 - measured pin voltage   (n = 0, 1)	V3	Depends on user board	V																																																																													
Item	Symbol	Reference	Unit																																																																													
Signal source impedance	Re	Depends on user board	kΩ																																																																													
Conversion cycle of T&H circuit	T2		ms																																																																													
AnVREFH voltage (n = 0, 1)	Vavrefh		V																																																																													
Parasitic capacitance of the last stage of channel multiplexer	C1	10	pF																																																																													
AnVCC voltage / 2 - measured pin voltage   (n = 0, 1)	V3	Depends on user board	V																																																																													
Item	Symbol	Reference	Unit																																																																													
Signal source impedance	Re	Depends on user board	kΩ																																																																													
Conversion cycle of T&H circuit	T2		ms																																																																													
AnVREFH voltage (n = 0, 1)	Vavrefh		V																																																																													
Parasitic capacitance of the last stage of channel multiplexer	C1	2	pF																																																																													
AnVCC voltage / 2 - measured pin voltage   (n = 0, 1)	V3	Depends on user board	V																																																																													
36	2157	ECM	Table 28.8 List of Error Sources and Safety Processing (1/2)	6 RAM Local RAM (CPU1, CPU2) 2-bit ECC error and local RAM (CPU1) address parity error*3 7 Local RAM (CPU1, CPU2) 1-bit ECC error and local RAM (CPU1) parity bit error*3	6 RAM Local RAM (CPU1, CPU2) 2-bit ECC error and local RAM (CPU1, CPU2) address parity error*3 7 Local RAM (CPU1, CPU2) 1-bit ECC error and local RAM (CPU1, CPU2) parity bit error*3	Writing Error	-	-																																																																								
37	2159	ECM	Table 28.9 Merging of Error Sources	6 RAM Local RAM (CPU1, CPU2): 2-bit ECC error Local RAM (CPU1): Address parity error 7 Local RAM (CPU1, CPU2): 1-bit ECC error Local RAM (CPU1): Parity bit error	6 RAM Local RAM (CPU1, CPU2): 2-bit ECC error Local RAM (CPU1, CPU2): Address parity error 7 Local RAM (CPU1, CPU2): 1-bit ECC error Local RAM (CPU1, CPU2): Parity bit error	Writing Error	-	-																																																																								
38	2242	Flash Memory	31.1.1 Notes	(7) Items prohibited during programming and erasure Do not perform the following operations during programming and erasure.	(7) Items prohibited during programming and erasure. <u>blank checking</u> Do not perform the following operations during programming, erasure and blank checking.	Writing Error	-	-																																																																								
39	2294	Electrical Characteristics	Table 35.35 RDC Conversion Performance	BIST determination time*5 <table border="1"> <tbody> <tr> <td>Angle conversion BIST (angle determination threshold is within ±8 LSB)</td> <td>—</td> <td>—</td> <td>10</td> <td>ms</td> </tr> <tr> <td>Resolver signal error detection BIST</td> <td>—</td> <td>—</td> <td>1.5</td> <td>ms</td> </tr> <tr> <td>Resolver signal cut off detection BIST</td> <td>—</td> <td>—</td> <td>1</td> <td>ms</td> </tr> <tr> <td>Conversion error BIST</td> <td>—</td> <td>—</td> <td>10</td> <td>ms</td> </tr> </tbody> </table>	Angle conversion BIST (angle determination threshold is within ±8 LSB)	—	—	10	ms	Resolver signal error detection BIST	—	—	1.5	ms	Resolver signal cut off detection BIST	—	—	1	ms	Conversion error BIST	—	—	10	ms	BIST determination time*5 <table border="1"> <tbody> <tr> <td>Angle conversion BIST (angle determination threshold is within ±16 LSB)</td> <td>—</td> <td>—</td> <td>10</td> <td>ms</td> </tr> <tr> <td>Resolver signal error detection BIST</td> <td>—</td> <td>—</td> <td>1.5</td> <td>ms</td> </tr> <tr> <td>Resolver signal cut off detection BIST</td> <td>—</td> <td>—</td> <td>1</td> <td>ms</td> </tr> <tr> <td>Conversion error BIST</td> <td>—</td> <td>—</td> <td>10</td> <td>ms</td> </tr> </tbody> </table>	Angle conversion BIST (angle determination threshold is within ±16 LSB)	—	—	10	ms	Resolver signal error detection BIST	—	—	1.5	ms	Resolver signal cut off detection BIST	—	—	1	ms	Conversion error BIST	—	—	10	ms	Writing Error	-	-																																
Angle conversion BIST (angle determination threshold is within ±8 LSB)	—	—	10	ms																																																																												
Resolver signal error detection BIST	—	—	1.5	ms																																																																												
Resolver signal cut off detection BIST	—	—	1	ms																																																																												
Conversion error BIST	—	—	10	ms																																																																												
Angle conversion BIST (angle determination threshold is within ±16 LSB)	—	—	10	ms																																																																												
Resolver signal error detection BIST	—	—	1.5	ms																																																																												
Resolver signal cut off detection BIST	—	—	1	ms																																																																												
Conversion error BIST	—	—	10	ms																																																																												
40	425	CSIH	Table 11.25 CSIHnTX0W Register Contents (1/2)	29 CSIHnEDL Specifies whether the associated data requires the extended data length (EDL) option. 0: Normal operation 1: Enables the extended data length. The associated data is transmitted as a 16-bit packet. No inter-data time or idle time will be inserted after the data is transmitted. If CSIHnCTL1.CSIHnEDLE = 1 and CSIHnTX0W.CSIHnEDL = 1, the subsequent data must have the same CS selection. If CS is modified for the subsequent data, the correct operation is not assured. <b>CAUTION</b> This bit is only available if CSIHnCTL1.CSIHnEDLE = 1. 28 to 20 Reserved When read, the value after reset is read. When writing, write the value after reset.	29 CSIHnEDL Specifies whether the associated data requires the extended data length (EDL) option. 0: Normal operation 1: Enables the extended data length. The associated data is transmitted as a 16-bit packet. No inter-data time or idle time will be inserted after the data is transmitted. If CSIHnCTL1.CSIHnEDLE = 1 and CSIHnTX0W.CSIHnEDL = 1, the subsequent data must have the same CS selection. If CS is modified for the subsequent data, the correct operation is not assured. <b>CAUTION</b> This bit is only available if CSIHnCTL1.CSIHnEDLE = 1. 28 to 20 Reserved When read, the value after a reset is read. When writing, write the value after a reset. <u>Note that these bits should be written to 00FH when Csx (either x = 0 to 3) is used in master mode.</u>	Additional Description	TN-RH8-B0303A/E	-																																																																								

No.	PDF page (Rev.1.60)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note																																																						
41	1220	TAUJ	Table 18.64 Contents of TAUJnCMORm Register of Slave Channel for PWM Output Function	<table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>15, 14</td> <td>TAUJnCKS[1:0]</td> <td>These bits select the operation clock. 00: Prescaler output CK0 01: Prescaler output CK1 10: Prescaler output CK2 11: Prescaler output CK3 The value of the TAUJnCKS[1:0] bit of the master and slave channel(s) must be identical.</td> </tr> <tr> <td>13, 12</td> <td>TAUJnCCS[1:0]</td> <td>00: Uses the operation clock as a counter clock.</td> </tr> <tr> <td>11</td> <td>TAUJnMAS</td> <td>0: Channel is slave channel</td> </tr> <tr> <td>10 to 8</td> <td>TAUJnSTS[2:0]</td> <td>100: INTTAUJnIm of master channel is a start trigger.</td> </tr> <tr> <td>7, 6</td> <td>TAUJnCOS[1:0]</td> <td>00: Not used, so set to 00</td> </tr> <tr> <td>5</td> <td>Reserved</td> <td>When read, the value after reset is read. When writing, write the value after reset.</td> </tr> <tr> <td>4 to 1</td> <td>TAUJnMD[4:1]</td> <td>0100: One-count mode</td> </tr> <tr> <td>0</td> <td>TAUJnMD0</td> <td>1: INTTAUJnIm is generated at the start of operation.</td> </tr> </tbody> </table>	Bit Position	Bit Name	Function	15, 14	TAUJnCKS[1:0]	These bits select the operation clock. 00: Prescaler output CK0 01: Prescaler output CK1 10: Prescaler output CK2 11: Prescaler output CK3 The value of the TAUJnCKS[1:0] bit of the master and slave channel(s) must be identical.	13, 12	TAUJnCCS[1:0]	00: Uses the operation clock as a counter clock.	11	TAUJnMAS	0: Channel is slave channel	10 to 8	TAUJnSTS[2:0]	100: INTTAUJnIm of master channel is a start trigger.	7, 6	TAUJnCOS[1:0]	00: Not used, so set to 00	5	Reserved	When read, the value after reset is read. When writing, write the value after reset.	4 to 1	TAUJnMD[4:1]	0100: One-count mode	0	TAUJnMD0	1: INTTAUJnIm is generated at the start of operation.	<table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>15, 14</td> <td>TAUJnCKS[1:0]</td> <td>These bits select the operation clock. 00: Prescaler output CK0 01: Prescaler output CK1 10: Prescaler output CK2 11: Prescaler output CK3 The value of the TAUJnCKS[1:0] bit of the master and slave channel(s) must be identical.</td> </tr> <tr> <td>13, 12</td> <td>TAUJnCCS[1:0]</td> <td>00: Uses the operation clock as a counter clock.</td> </tr> <tr> <td>11</td> <td>TAUJnMAS</td> <td>0: Channel is slave channel</td> </tr> <tr> <td>10 to 8</td> <td>TAUJnSTS[2:0]</td> <td>100: INTTAUJnIm of master channel is a start trigger.</td> </tr> <tr> <td>7, 6</td> <td>TAUJnCOS[1:0]</td> <td>00: Not used, so set to 00</td> </tr> <tr> <td>5</td> <td>Reserved</td> <td>When read, the value after reset is read. When writing, write the value after reset.</td> </tr> <tr> <td>4 to 1</td> <td>TAUJnMD[4:1]</td> <td>0100: One-count mode</td> </tr> <tr> <td>0</td> <td>TAUJnMD0</td> <td>1: INTTAUJnIm is not generated at the start of operation.</td> </tr> </tbody> </table>	Bit Position	Bit Name	Function	15, 14	TAUJnCKS[1:0]	These bits select the operation clock. 00: Prescaler output CK0 01: Prescaler output CK1 10: Prescaler output CK2 11: Prescaler output CK3 The value of the TAUJnCKS[1:0] bit of the master and slave channel(s) must be identical.	13, 12	TAUJnCCS[1:0]	00: Uses the operation clock as a counter clock.	11	TAUJnMAS	0: Channel is slave channel	10 to 8	TAUJnSTS[2:0]	100: INTTAUJnIm of master channel is a start trigger.	7, 6	TAUJnCOS[1:0]	00: Not used, so set to 00	5	Reserved	When read, the value after reset is read. When writing, write the value after reset.	4 to 1	TAUJnMD[4:1]	0100: One-count mode	0	TAUJnMD0	1: INTTAUJnIm is not generated at the start of operation.	Writing Error	-	-
Bit Position	Bit Name	Function																																																												
15, 14	TAUJnCKS[1:0]	These bits select the operation clock. 00: Prescaler output CK0 01: Prescaler output CK1 10: Prescaler output CK2 11: Prescaler output CK3 The value of the TAUJnCKS[1:0] bit of the master and slave channel(s) must be identical.																																																												
13, 12	TAUJnCCS[1:0]	00: Uses the operation clock as a counter clock.																																																												
11	TAUJnMAS	0: Channel is slave channel																																																												
10 to 8	TAUJnSTS[2:0]	100: INTTAUJnIm of master channel is a start trigger.																																																												
7, 6	TAUJnCOS[1:0]	00: Not used, so set to 00																																																												
5	Reserved	When read, the value after reset is read. When writing, write the value after reset.																																																												
4 to 1	TAUJnMD[4:1]	0100: One-count mode																																																												
0	TAUJnMD0	1: INTTAUJnIm is generated at the start of operation.																																																												
Bit Position	Bit Name	Function																																																												
15, 14	TAUJnCKS[1:0]	These bits select the operation clock. 00: Prescaler output CK0 01: Prescaler output CK1 10: Prescaler output CK2 11: Prescaler output CK3 The value of the TAUJnCKS[1:0] bit of the master and slave channel(s) must be identical.																																																												
13, 12	TAUJnCCS[1:0]	00: Uses the operation clock as a counter clock.																																																												
11	TAUJnMAS	0: Channel is slave channel																																																												
10 to 8	TAUJnSTS[2:0]	100: INTTAUJnIm of master channel is a start trigger.																																																												
7, 6	TAUJnCOS[1:0]	00: Not used, so set to 00																																																												
5	Reserved	When read, the value after reset is read. When writing, write the value after reset.																																																												
4 to 1	TAUJnMD[4:1]	0100: One-count mode																																																												
0	TAUJnMD0	1: INTTAUJnIm is not generated at the start of operation.																																																												
42	239	Interrupt	6.4 Description of Operations in Terms of Interrupt Exception Handlers and Order of Priority	CAUTION You must assign the SYNCP instruction to the first of exception handler of FPI, SYSERR, EIINT (Direct Vector Method), FEINT, FENML. For the details, see the RH850G3M User's Manual: Software for RH850G3M.	CAUTION You must assign the SYNCP instruction to the first of exception handler of FPI, SYSERR, EIINT (Direct Vector Method), FEINT, FENML. When using SYSERR, FENML, FEINT and FPI exception that is higher priority than EIINT exception, there are cautions. For the details, see the RH850G3M User's Manual: Software for RH850G3M.	Additional Description	TN-RH8-B0402A/E	-																																																						
43	1243	TSG3	Table 19.13 TSG3nCTL5 Register Contents (3/3)	none	CAUTION TSG3nATxx register bits should be set when the timer is stopped (TSG3nSTR0.TSG3nTE = 0). Only the same value with current setting can be written during timer operation (TSG3nSTR0.TSG3nTE = 1). If the different value is written to this register when TSG3nSTR0.TSG3nTE = 1, timer operation cannot be guaranteed.	Additional Description	TN-RH8-B0468A/E	-																																																						
44	1246	TSG3	Table 19.14 TSG3nCTL6 Register Contents (3/3)	none	CAUTION TSG3nATxx register bits should be set when the timer is stopped (TSG3nSTR0.TSG3nTE = 0). Only the same value with current setting can be written during timer operation (TSG3nSTR0.TSG3nTE = 1). If the different value is written to this register when TSG3nSTR0.TSG3nTE = 1, timer operation cannot be guaranteed.	Additional Description	TN-RH8-B0468A/E	-																																																						
45	2227	Flash Memory	Table 31.4 Summary of Security Functions	<table border="1"> <thead> <tr> <th>Function</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>OTP</td> <td>OTP can be individually set for each block of the user area and the user boot area of code flash memory. When the OTP setting is made for an area, programming by serial programming and by self-programming is prohibited. Once set, the OTP setting cannot be released. Furthermore, since execution of the configuration clearing command is prohibited for any area for which OTP has been set, changing a security setting from "prohibited" to "permitted" is not possible.</td> </tr> <tr> <td>ID authentication</td> <td>The result of ID authentication can be used to control the connection of a dedicated flash memory programmer for serial programming. The result of ID authentication can also be used to control enabling of code flash memory programming by self-programming.</td> </tr> <tr> <td>Prohibition of connection of a dedicated flash memory programmer</td> <td>The connection of a dedicated flash memory programmer for serial programming is prohibited. Since execution of the configuration clearing command is also prohibited when the connection of a dedicated flash memory programmer is prohibited, changing a security setting from "prohibited" to "permitted" is not possible.</td> </tr> <tr> <td>Prohibition of block erasure commands</td> <td>Block erasure commands at the time of serial programming are prohibited. Since execution of the configuration clearing command is also prohibited when block erasure commands are prohibited, changing a security setting from "prohibited" to "permitted" is not possible.</td> </tr> <tr> <td>Prohibition of programming commands</td> <td>Block erasure commands and programming commands at the time of serial programming are prohibited. Block erasure commands can only be executed by erasing all user areas in the following order starting from block 0: erasure of all areas → erasure of user boot area → erasure of data areas starting from block 0. Only through execution of the configuration clearing command, the prohibition can be lifted.</td> </tr> <tr> <td>Prohibition of read commands</td> <td>Read commands at the time of serial programming are prohibited. Only through execution of the configuration clearing command, the prohibition can be lifted.</td> </tr> </tbody> </table>	Function	Description	OTP	OTP can be individually set for each block of the user area and the user boot area of code flash memory. When the OTP setting is made for an area, programming by serial programming and by self-programming is prohibited. Once set, the OTP setting cannot be released. Furthermore, since execution of the configuration clearing command is prohibited for any area for which OTP has been set, changing a security setting from "prohibited" to "permitted" is not possible.	ID authentication	The result of ID authentication can be used to control the connection of a dedicated flash memory programmer for serial programming. The result of ID authentication can also be used to control enabling of code flash memory programming by self-programming.	Prohibition of connection of a dedicated flash memory programmer	The connection of a dedicated flash memory programmer for serial programming is prohibited. Since execution of the configuration clearing command is also prohibited when the connection of a dedicated flash memory programmer is prohibited, changing a security setting from "prohibited" to "permitted" is not possible.	Prohibition of block erasure commands	Block erasure commands at the time of serial programming are prohibited. Since execution of the configuration clearing command is also prohibited when block erasure commands are prohibited, changing a security setting from "prohibited" to "permitted" is not possible.	Prohibition of programming commands	Block erasure commands and programming commands at the time of serial programming are prohibited. Block erasure commands can only be executed by erasing all user areas in the following order starting from block 0: erasure of all areas → erasure of user boot area → erasure of data areas starting from block 0. Only through execution of the configuration clearing command, the prohibition can be lifted.	Prohibition of read commands	Read commands at the time of serial programming are prohibited. Only through execution of the configuration clearing command, the prohibition can be lifted.	<table border="1"> <thead> <tr> <th>Function</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>OTP</td> <td>OTP can be individually set for each block of the user area and the user boot area of code flash memory. When the OTP setting is made for an area, programming by serial programming and by self-programming is prohibited. Once set, the OTP setting cannot be released. Furthermore, since execution of the configuration clearing command is prohibited for any area for which OTP has been set, changing a security setting from "prohibited" to "permitted" is not possible.</td> </tr> <tr> <td>ID authentication</td> <td>The result of ID authentication can be used to control the connection of a dedicated flash memory programmer for serial programming. The result of ID authentication can also be used to control enabling of code flash memory programming by self-programming.</td> </tr> <tr> <td>Prohibition of connection of a dedicated flash memory programmer</td> <td>The connection of a dedicated flash memory programmer for serial programming is prohibited. Since execution of the configuration clearing command is also prohibited when the connection of a dedicated flash memory programmer is prohibited, changing a security setting from "prohibited" to "permitted" is not possible.</td> </tr> <tr> <td>Prohibition of block erasure commands</td> <td>Block erasure commands at the time of serial programming are prohibited. Since execution of the configuration clearing command is also prohibited when block erasure commands are prohibited, changing a security setting from "prohibited" to "permitted" is not possible.</td> </tr> <tr> <td>Prohibition of programming commands</td> <td>Block erasure commands and programming commands at the time of serial programming are prohibited. Block erasure commands can only be executed by erasing all user areas in the following order starting from block 0: erasure of all areas → erasure of user boot area → erasure of data areas starting from block 0. Only through execution of the configuration clearing command, the prohibition can be lifted.</td> </tr> <tr> <td>Prohibition of read commands</td> <td>Read commands at the time of serial programming are prohibited. Only through execution of the configuration clearing command, the prohibition can be lifted.</td> </tr> </tbody> </table> <p>Note1. The "Prohibition of the connection of a dedicated flash memory programmer" can be used in conjunction with "ID authentication" or the prohibition of commands (*2). Note2. Prohibition of commands (for block erasure, programming, and reading) can be set independently.</p>	Function	Description	OTP	OTP can be individually set for each block of the user area and the user boot area of code flash memory. When the OTP setting is made for an area, programming by serial programming and by self-programming is prohibited. Once set, the OTP setting cannot be released. Furthermore, since execution of the configuration clearing command is prohibited for any area for which OTP has been set, changing a security setting from "prohibited" to "permitted" is not possible.	ID authentication	The result of ID authentication can be used to control the connection of a dedicated flash memory programmer for serial programming. The result of ID authentication can also be used to control enabling of code flash memory programming by self-programming.	Prohibition of connection of a dedicated flash memory programmer	The connection of a dedicated flash memory programmer for serial programming is prohibited. Since execution of the configuration clearing command is also prohibited when the connection of a dedicated flash memory programmer is prohibited, changing a security setting from "prohibited" to "permitted" is not possible.	Prohibition of block erasure commands	Block erasure commands at the time of serial programming are prohibited. Since execution of the configuration clearing command is also prohibited when block erasure commands are prohibited, changing a security setting from "prohibited" to "permitted" is not possible.	Prohibition of programming commands	Block erasure commands and programming commands at the time of serial programming are prohibited. Block erasure commands can only be executed by erasing all user areas in the following order starting from block 0: erasure of all areas → erasure of user boot area → erasure of data areas starting from block 0. Only through execution of the configuration clearing command, the prohibition can be lifted.	Prohibition of read commands	Read commands at the time of serial programming are prohibited. Only through execution of the configuration clearing command, the prohibition can be lifted.	Description Change	TN-RH8-B0463A/E	-																										
Function	Description																																																													
OTP	OTP can be individually set for each block of the user area and the user boot area of code flash memory. When the OTP setting is made for an area, programming by serial programming and by self-programming is prohibited. Once set, the OTP setting cannot be released. Furthermore, since execution of the configuration clearing command is prohibited for any area for which OTP has been set, changing a security setting from "prohibited" to "permitted" is not possible.																																																													
ID authentication	The result of ID authentication can be used to control the connection of a dedicated flash memory programmer for serial programming. The result of ID authentication can also be used to control enabling of code flash memory programming by self-programming.																																																													
Prohibition of connection of a dedicated flash memory programmer	The connection of a dedicated flash memory programmer for serial programming is prohibited. Since execution of the configuration clearing command is also prohibited when the connection of a dedicated flash memory programmer is prohibited, changing a security setting from "prohibited" to "permitted" is not possible.																																																													
Prohibition of block erasure commands	Block erasure commands at the time of serial programming are prohibited. Since execution of the configuration clearing command is also prohibited when block erasure commands are prohibited, changing a security setting from "prohibited" to "permitted" is not possible.																																																													
Prohibition of programming commands	Block erasure commands and programming commands at the time of serial programming are prohibited. Block erasure commands can only be executed by erasing all user areas in the following order starting from block 0: erasure of all areas → erasure of user boot area → erasure of data areas starting from block 0. Only through execution of the configuration clearing command, the prohibition can be lifted.																																																													
Prohibition of read commands	Read commands at the time of serial programming are prohibited. Only through execution of the configuration clearing command, the prohibition can be lifted.																																																													
Function	Description																																																													
OTP	OTP can be individually set for each block of the user area and the user boot area of code flash memory. When the OTP setting is made for an area, programming by serial programming and by self-programming is prohibited. Once set, the OTP setting cannot be released. Furthermore, since execution of the configuration clearing command is prohibited for any area for which OTP has been set, changing a security setting from "prohibited" to "permitted" is not possible.																																																													
ID authentication	The result of ID authentication can be used to control the connection of a dedicated flash memory programmer for serial programming. The result of ID authentication can also be used to control enabling of code flash memory programming by self-programming.																																																													
Prohibition of connection of a dedicated flash memory programmer	The connection of a dedicated flash memory programmer for serial programming is prohibited. Since execution of the configuration clearing command is also prohibited when the connection of a dedicated flash memory programmer is prohibited, changing a security setting from "prohibited" to "permitted" is not possible.																																																													
Prohibition of block erasure commands	Block erasure commands at the time of serial programming are prohibited. Since execution of the configuration clearing command is also prohibited when block erasure commands are prohibited, changing a security setting from "prohibited" to "permitted" is not possible.																																																													
Prohibition of programming commands	Block erasure commands and programming commands at the time of serial programming are prohibited. Block erasure commands can only be executed by erasing all user areas in the following order starting from block 0: erasure of all areas → erasure of user boot area → erasure of data areas starting from block 0. Only through execution of the configuration clearing command, the prohibition can be lifted.																																																													
Prohibition of read commands	Read commands at the time of serial programming are prohibited. Only through execution of the configuration clearing command, the prohibition can be lifted.																																																													
46	2243	Flash Security	32.1.1.2 Functions Unique to Serial Programming Mode	Three functions are provided as security functions unique to serial programming mode: ID authentication, prohibition of programming, erasure, and read commands, and prohibition of serial programmer connection. <b>Parallel use of these functions is not allowed.</b>	Three functions are provided as security functions unique to serial programming mode: ID authentication, prohibition of programming, erasure, and read commands, and prohibition of serial programmer connection.	Description Change	TN-RH8-B0463A/E	-																																																						

No.	PDF page (Rev.1.60)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note																		
47	2244	Flash Security	Table 32.1 Security Functions in Each Mode	<table border="1"> <thead> <tr> <th>Operation Mode</th> <th>Code Flash and Data Flash, ID Code Protection</th> <th>Restriction on Debug Interface Connection</th> </tr> </thead> <tbody> <tr> <td>User boot mode</td> <td> <ul style="list-style-type: none"> <li>SELF ID authentication</li> <li>OTP (parallel use possible)</li> </ul> </td> <td> <ul style="list-style-type: none"> <li>Security level 1 (OCD ID authentication)</li> <li>Security level 2 (Debug interface connection is prohibited)</li> </ul> </td> </tr> <tr> <td>Serial programming mode</td> <td> <ul style="list-style-type: none"> <li>ID authentication</li> <li>Programming commands, block erasure commands, and read commands are prohibited.</li> <li>Connection of serial programmers is prohibited. (The above three cannot be used in parallel.)</li> <li>OTP (parallel use possible)</li> </ul> </td> <td> <ul style="list-style-type: none"> <li>No function (Debug interface connection is always prohibited.)</li> </ul> </td> </tr> </tbody> </table>	Operation Mode	Code Flash and Data Flash, ID Code Protection	Restriction on Debug Interface Connection	User boot mode	<ul style="list-style-type: none"> <li>SELF ID authentication</li> <li>OTP (parallel use possible)</li> </ul>	<ul style="list-style-type: none"> <li>Security level 1 (OCD ID authentication)</li> <li>Security level 2 (Debug interface connection is prohibited)</li> </ul>	Serial programming mode	<ul style="list-style-type: none"> <li>ID authentication</li> <li>Programming commands, block erasure commands, and read commands are prohibited.</li> <li>Connection of serial programmers is prohibited. (The above three cannot be used in parallel.)</li> <li>OTP (parallel use possible)</li> </ul>	<ul style="list-style-type: none"> <li>No function (Debug interface connection is always prohibited.)</li> </ul>	<table border="1"> <thead> <tr> <th>Operation Mode</th> <th>Code Flash and Data Flash, ID Code Protection</th> <th>Restriction on Debug Interface Connection</th> </tr> </thead> <tbody> <tr> <td>User boot mode</td> <td> <ul style="list-style-type: none"> <li>SELF ID authentication</li> <li>OTP (parallel use possible)</li> </ul> </td> <td> <ul style="list-style-type: none"> <li>Security level 1 (OCD ID authentication)</li> <li>Security level 2 (Debug interface connection is prohibited)</li> </ul> </td> </tr> <tr> <td>Serial programming mode</td> <td> <ul style="list-style-type: none"> <li>ID authentication</li> <li>Programming commands, block erasure commands, and read commands are prohibited.</li> <li>Connection of serial programmers is prohibited.</li> <li>OTP (parallel use possible)</li> </ul> </td> <td> <ul style="list-style-type: none"> <li>No function (Debug interface connection is always prohibited.)</li> </ul> </td> </tr> </tbody> </table>	Operation Mode	Code Flash and Data Flash, ID Code Protection	Restriction on Debug Interface Connection	User boot mode	<ul style="list-style-type: none"> <li>SELF ID authentication</li> <li>OTP (parallel use possible)</li> </ul>	<ul style="list-style-type: none"> <li>Security level 1 (OCD ID authentication)</li> <li>Security level 2 (Debug interface connection is prohibited)</li> </ul>	Serial programming mode	<ul style="list-style-type: none"> <li>ID authentication</li> <li>Programming commands, block erasure commands, and read commands are prohibited.</li> <li>Connection of serial programmers is prohibited.</li> <li>OTP (parallel use possible)</li> </ul>	<ul style="list-style-type: none"> <li>No function (Debug interface connection is always prohibited.)</li> </ul>	Description Change	TN-RH8-B0463A/E	-
Operation Mode	Code Flash and Data Flash, ID Code Protection	Restriction on Debug Interface Connection																								
User boot mode	<ul style="list-style-type: none"> <li>SELF ID authentication</li> <li>OTP (parallel use possible)</li> </ul>	<ul style="list-style-type: none"> <li>Security level 1 (OCD ID authentication)</li> <li>Security level 2 (Debug interface connection is prohibited)</li> </ul>																								
Serial programming mode	<ul style="list-style-type: none"> <li>ID authentication</li> <li>Programming commands, block erasure commands, and read commands are prohibited.</li> <li>Connection of serial programmers is prohibited. (The above three cannot be used in parallel.)</li> <li>OTP (parallel use possible)</li> </ul>	<ul style="list-style-type: none"> <li>No function (Debug interface connection is always prohibited.)</li> </ul>																								
Operation Mode	Code Flash and Data Flash, ID Code Protection	Restriction on Debug Interface Connection																								
User boot mode	<ul style="list-style-type: none"> <li>SELF ID authentication</li> <li>OTP (parallel use possible)</li> </ul>	<ul style="list-style-type: none"> <li>Security level 1 (OCD ID authentication)</li> <li>Security level 2 (Debug interface connection is prohibited)</li> </ul>																								
Serial programming mode	<ul style="list-style-type: none"> <li>ID authentication</li> <li>Programming commands, block erasure commands, and read commands are prohibited.</li> <li>Connection of serial programmers is prohibited.</li> <li>OTP (parallel use possible)</li> </ul>	<ul style="list-style-type: none"> <li>No function (Debug interface connection is always prohibited.)</li> </ul>																								
48	1914	RDC2	25.4.1.4 Required Sensor Selection Function	The DC resolver signal ( $E \cdot \sin \theta$ , $E \cdot \cos \theta$ ) which does not contain excitation component can also be used by setting the SENS bit in the RDC2nCON register to 0, instead of the resolver signal ( $f(t) \cdot \sin \theta$ , $f(t) \cdot \cos \theta$ ) which contains excitation components. When the DC resolver signal is used, the excitation component extraction function is disabled.	The DC resolver signal ( $E \cdot \sin \theta$ , $E \cdot \cos \theta$ ) which does not contain excitation component can also be used by setting the SENS bit in the RDC2nCON register to 0, instead of the resolver signal ( $f(t) \cdot \sin \theta$ , $f(t) \cdot \cos \theta$ ) which contains excitation components. When the DC resolver signal is used, the excitation signal outputs(RDC2nRSO, RDC2nCOM) and the excitation component extraction function are disabled.	Additional Description	-	-																		
49	1920	RDC2	25.4.2.1 Excitation Signal Output (RDC2nRSO, RDC2nCOM) Function	The amplitude of the sine wave signal that is output from the RDC2nRSO pin is set in the EXOC[1:0] bits in the RDC2nEXAAT register. The amplitude of the standard value is $0.4 \times RVDD$ [V <sub>p-p</sub> ].	The amplitude of the sine wave signal that is output from the RDC2nRSO pin is set in the EXOC[1:0] bits in the RDC2nEXAAT register. The amplitude of the standard value is $0.4 \times RVDD$ [V <sub>p-p</sub> ]. When operation with a DC resolver is selected (by setting the combination of values as EXIO = 1 and SENS = 0), the excitation signal outputs(RDC2nRSO, RDC2nCOM) are disabled.	Additional Description	-	-																		

End of the list