Date: Dec. 23, 2025

RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan
Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RH8-B0245C/E	Rev.	3.00
Title	RH850/C1x User's Manual Hardware Rev.1.60 Errata		Information Category	Technical Notification		
Applicable Product	RH850/C1x	Lot No. -	Reference Document	Refer to the below		

1. Explanation

This document is errata of RH850/C1x User's Manual Hardware Rev.1.60.

No.1 to No.9 have already been notified on the previous edition of TN-RH8-B0245A/E.

No.10 to No.39 have already been notified on the previous edition of TN-RH8-B0245B/E.

No.40 to No.49 are additional items.

【Reference Documents】

Series	Series	Series	Rev.	Document No
RH850	C1x	RH850/C1x User's Manual: Hardware	1.60	R01UH0414EJ0160

The changes are shown below. (Error: red, Correct: blue)

<table>
<tr><th>No.</th><th>PDF page
(Rev.1.60)</th><th>Section</th><th>Chapter title
(Chart title)</th><th>Error</th><th>Correct</th><th>Change reason</th><th>Notice situation</th><th>Note</th></tr>
<tr><td>1</td><td>2113</td><td>Functional Safety</td><td>(4) ERRSLVxxADDR — PBGxx Error Address Register</td><td>
(4) ERRSLVxxADDR — PBGxx Error Address Register
ERRSLVxxADDR holds the address of the illegal access rejected with the PBGxx.


Table 27.97 ERRSLVxxADDR Register Contents
<table>
<tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr>
<tr><td>31 to 24</td><td>—</td><td>Reserved. These bits are always read as 0. The write value should also be 0.</td></tr>
<tr><td>23 to 0</td><td>ADDR[23:0]</td><td>When an illegal access occurs, the access address is calculated by addition of FF00 0000$_H$ to read value of these bits.</td></tr>
</table>
</td><td>
(4) ERRSLVxxADDR — PBGxx error address register
ERRSLVxxADDR holds the address of the illegal access rejected with the PBGxx


Table 27.97 ERRSLVxxADDR Register Contents
<table>
<tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr>
<tr><td>31 to 0</td><td>ADDR[31:0]</td><td>Address at which an error has occurred.
CAUTION
ADDR[31:24] of PBG 2 to 5 are fixed to 0.
Access address is calculated by addition of FF00 0000$_H$ to read value of these bits.</td></tr>
</table>
</td><td>Description Change</td><td>TN-RH8-B0195A/E</td><td>–</td></tr>
<tr><td>2</td><td>2097</td><td>Functional Safety</td><td>27.3 Lockstep</td><td>none</td><td>27.3.3 Usage Notes
Reading a register with a value that is undefined after a reset without initializing the register may lead to a lock step compare error. Accordingly, such registers must be initialized with the desired settings.
Even if the branch instruction and the subsequent instruction is issued in parallel, the lock step compare error might be occurred by undefined register after the reset. It should be applied as specified below until the register which refer by subsequent instruction is initialized in case of branching in the preceding instruction.
● Insert the NOP instruction, the SYNCI instruction or the RIE instruction following the branch instruction.(It has to be added by assembler language. When C language is used, it could be optimized.)
Applicable branch instructions: Bcond, BR, JARL, JMP, JR</td><td>Description Change</td><td>TN-RH8-B0183C/E</td><td>–</td></tr>
<tr><td>3</td><td>218</td><td>Operating Mode</td><td>Table 5.1 Selection of Operating Mode</td><td>
Table 5.1 Selection of Operating Mode
<table>
<tr><th colspan="3">Value Set in The Pin</th><th colspan="2">Value Set in Option Byte 0</th><th rowspan="2">Operating Mode</th><th rowspan="2">Startup Area</th><th rowspan="2">Types of I/F*1</th><th rowspan="2">Remarks</th></tr>
<tr><th>MD1</th><th>MD0</th><th>FLMODE</th><th>STM SEL1</th><th>STM SEL0</th></tr>
<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>User boot mode</td><td>User area</td><td>It is possible to select I/F by OPBT2 in option byte. For details, see Section 31.10.2, OPBT2 — Option Byte 2 Register.</td><td>On-chip debug is available.</td></tr>
<tr><td></td><td></td><td></td><td>0</td><td>1</td><td>User boot mode</td><td>User boot area</td><td></td><td></td></tr>
<tr><td></td><td></td><td></td><td>1</td><td>×</td><td>Serial programming mode</td><td>Boot area</td><td>Writer I/F (2-line UART)</td><td>Serial programming is available.</td></tr>
<tr><td>0</td><td>0</td><td>1</td><td>×</td><td>×</td><td>Boundary scan mode</td><td>—</td><td>JTAG</td><td>Boundary scan is available.</td></tr>
<tr><td>0</td><td>1</td><td>0</td><td>×</td><td>×</td><td>Serial programming mode</td><td>Boot area</td><td>Writer I/F (2-line UART)</td><td>Serial programming is available.</td></tr>
<tr><td>0</td><td>1</td><td>1</td><td>×</td><td>×</td><td>Serial programming mode</td><td>Boot area</td><td>Writer I/F (3-line clock synchronization)</td><td>Serial programming is available.</td></tr>
</table>
Note: X = Don't care.
Note 1. For the correspondence between the pin function and pin state in each interface, see Section 2.4.3, Pin State.
</td><td>
Table 5.1 Selection of Operating Mode
<table>
<tr><th colspan="3">Value Set in The Pin</th><th colspan="2">Value Set in Option Byte 0</th><th rowspan="2">Operating Mode</th><th rowspan="2">Startup Area</th><th rowspan="2">Type of I/F*1</th><th rowspan="2">Remark</th></tr>
<tr><th>MD1*2</th><th>MD0</th><th>FLMODE</th><th>STMSEL1</th><th>STMSEL0</th></tr>
<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>User boot mode</td><td>User area</td><td>The interface can be selected by OPBT2 in the option byte area. For details, see Section 31.10.2 OPBT2 — Option Byte 2 Register.</td><td>On-chip debug is available.</td></tr>
<tr><td></td><td></td><td></td><td>0</td><td>1</td><td>User boot mode</td><td>User boot area</td><td></td><td></td></tr>
<tr><td></td><td></td><td></td><td>1</td><td>x</td><td>Serial programming mode</td><td>Boot area</td><td>Writer I/F (2-line UART)</td><td>Serial programming is available.</td></tr>
<tr><td>0</td><td>0</td><td>1</td><td>x</td><td>x</td><td>Boundary scan mode</td><td>—</td><td>JTAG</td><td>Boundary scan is available.</td></tr>
<tr><td>0</td><td>1</td><td>0</td><td>x</td><td>x</td><td>Serial programming mode</td><td>Boot area</td><td>Writer I/F (2-line UART)</td><td>Serial programming is available.</td></tr>
<tr><td>0</td><td>1</td><td>1</td><td>x</td><td>x</td><td>Serial programming mode</td><td>Boot area</td><td>Writer I/F (3-line clock synchronization)</td><td>Serial programming is available.</td></tr>
</table>
Note: X = Don't care
Note 1. For the correspondence between the pin function and pin state in each interface, see Section 2.4.3, Pin State
Note 2. Always input low level to MD1.
</td><td>Additional Description</td><td>–</td><td>–</td></tr>
<tr><td>4</td><td>2206</td><td>On-Chip Debugging Unit (OCD)</td><td>Table 34.2 I/O Pins of AUDR</td><td>
Table 30.2 I/O Pins of AUDR
<table>
<tr><th>Pin Name</th><th>I/O</th><th>Description</th></tr>
<tr><td>AUDRST</td><td>Input</td><td>AUDR reset input pin
Inputting L to this pin resets the AUDR, but it ~~does not initialize the AUDISR, AUDMBR and AUDMBRC (described below).~~
When this pin is not connected, it is internally pulled-down.</td></tr>
</table>
</td><td>
Table 30.2 I/O Pins of AUDR
<table>
<tr><th>Pin Name</th><th>I/O</th><th>Description</th></tr>
<tr><td>AUDRST</td><td>Input</td><td>AUDR reset input pin
Inputting L to this pin resets the AUDR.
When turning on the power, set this pin to Low regardless of the use of AUDR.
When this pin is not connected, it is internally pulled-down.
Make sure to initialize AUDR before inputting High to this pin.
CAUTION
AUDR is initialized when this pin is Low and AUDCK is input for a fixed number of cycles, but it does not initialize the AUDISR, AUDMBR and AUDMBRC (described below). Refer to Section 30.4.4.3, Usage Notes on the AUDR Function and Section 35, Electrical Characteristics for the number of cycles required for initialization.</td></tr>
</table>
</td><td>Description Change</td><td>TN-RH8-B0228A/E</td><td>–</td></tr>
</table>

<table>
<tr><th>No.</th><th>PDF page (Rev.1.60)</th><th>Section</th><th>Chapter title (Chart title)</th><th>Error</th><th>Correct</th><th>Change reason</th><th>Notice situation</th><th>Note</th></tr>
<tr><td>5</td><td>2219</td><td>On-Chip Debugging Unit (OCD)</td><td>30.4.4.3 Usage Notes on the AUDR Function</td><td>
30.4.4.3 Usage Notes on the AUDR Function
• Do not negate the AUDSYNC pin until one cycle of AUDCK has elapsed after a command is input to the AUDATA pin and the Ready flag has been returned.
• When uninitialized memory is accessed through the AUDR, a bus error may occur due to ECC error detection.
</td><td>
30.4.4.3 Usage Notes on the AUDR Function
• Do not negate the AUDSYNC pin until one cycle of AUDCK has elapsed after a command is input to the AUDATA pin and the Ready flag has been returned.
• When uninitialized memory is accessed through the AUDR, a bus error may occur due to ECC error detection.
• Do not reset AUDR with AUDRST = L, while transferring data with AUDR (AUDSYNC = L). The data transfer of AUDR is not completed in the System Interconnect, and it may interfere with the data transfer of other bus masters.
• AUDR can not transfer data when being in external or internal reset state.
• Do not assert AUDSYNC pin for a minimum of 2 AUDCK cycles after AUDR reset release with AUDRST = H.
• The timing from power on to data transfer is shown in Figure 30.xx.


Figure 30.xx Timings from power on to data transfer
</td><td>Description Change</td><td>TN-RH8-B0228A/E</td><td>–</td></tr>
<tr><td>6</td><td>2219</td><td>On-Chip Debugging Unit (OCD)</td><td>30.5 Cautions on Using On-Chip Debugger</td><td>none</td><td>(5) Handling of /DCUTRSTpin at power on
Set the /DCUTRSTpin to the low level at power on, regardless of whether on-chip debugging is used.</td><td>Additional Description</td><td>–</td><td>–</td></tr>
<tr><td>7</td><td>2274</td><td>Electrical Characteristics</td><td>Figure 35.6 Control Signal Timing</td><td>


Figure 35.6 Control Signal Timing
</td><td>


Figure 35.6 Control Signal Timing
</td><td>Writing Error</td><td>–</td><td>–</td></tr>
<tr><td>8</td><td>2290</td><td>Electrical Characteristics</td><td>Table 35.31 AUD RAM Monitor Timing</td><td>
Table 35.31 AUD RAM Monitor Timing
Condition: Tj = –40°C to 150°C, C_L = 30 pF
<table>
<tr><th>Item</th><th>Symbol</th><th>Min.</th><th>Max.</th><th>Unit</th></tr>
<tr><td>AUDCK cycle time (monitor mode)</td><td>tAUCKMcyc</td><td>50</td><td>—</td><td>ns</td></tr>
<tr><td>AUDCK high-level width (monitor mode)</td><td>tAUCKMH</td><td>0.4 × tAUCKMcyc</td><td>—</td><td>ns</td></tr>
<tr><td>AUDCK low-level width (monitor mode)</td><td>tAUCKML</td><td>0.4 × tAUCKMcyc</td><td>—</td><td>ns</td></tr>
<tr><td>AUDRST setup time (monitor mode, to AUDCK ↑)</td><td>tAURSTMS</td><td>30</td><td>—</td><td>ns</td></tr>
<tr><td>AUDRST input pulse width (monitor mode)</td><td>tAURSTMW</td><td>5 × tAUCKMcyc</td><td>—</td><td>ns</td></tr>
<tr><td>Monitor data output delay time (to AUDCK ↑)</td><td>tAUDTMD</td><td>—</td><td>35</td><td>ns</td></tr>
<tr><td>Monitor data input setup time (to AUDCK ↑)</td><td>tAUDTMS</td><td>15</td><td>—</td><td>ns</td></tr>
<tr><td>Monitor data input hold time (from AUDCK ↑)</td><td>tAUDTMH</td><td>5</td><td>—</td><td>ns</td></tr>
<tr><td>AUDSYNC input setup time (to AUDCK ↑)</td><td>tAUDSYS</td><td>15</td><td>—</td><td>ns</td></tr>
<tr><td>AUDSYNC input hold time (from AUDCK ↑)</td><td>tAUDSYH</td><td>5</td><td>—</td><td>ns</td></tr>
</table>
</td><td>
Table 35.31 AUD RAM Monitor Timing
Conditions: Tj = – 40°C to 150°C, CL = 30 pF
<table>
<tr><th>Item</th><th>Symbol</th><th>Min.</th><th>Max.</th><th>Unit</th></tr>
<tr><td>AUDCK cycle time (monitor mode)</td><td>tAUCKMcyc</td><td>50</td><td>—</td><td>ns</td></tr>
<tr><td>AUDCK high-level width (monitor mode)</td><td>tAUCKMH</td><td>0.4 × tAUCKMcyc</td><td>—</td><td>ns</td></tr>
<tr><td>AUDCK low-level width (monitor mode)</td><td>tAUCKML</td><td>0.4 × tAUCKMcyc</td><td>—</td><td>ns</td></tr>
<tr><td>AUDRST setup time (monitor mode, to AUDCK↑)</td><td>tAURSTMS</td><td>30</td><td>—</td><td>ns</td></tr>
<tr><td>AUDRST input pulse width (monitor mode)</td><td>tAURSTMW</td><td>5 × tAUCKMcyc</td><td>—</td><td>ns</td></tr>
<tr><td>Monitor data output delay time (to AUDCK ↑)</td><td>tAUDTMD</td><td>—</td><td>35</td><td>ns</td></tr>
<tr><td>Monitor data input setup time (to AUDCK ↑)</td><td>tAUDTMS</td><td>15</td><td>—</td><td>ns</td></tr>
<tr><td>Monitor data input hold time (from AUDCK ↑)</td><td>tAUDTMH</td><td>5</td><td>—</td><td>ns</td></tr>
<tr><td>AUDSYNC input setup time (to AUDCK ↑)</td><td>tAUDSYS</td><td>15</td><td>—</td><td>ns</td></tr>
<tr><td>AUDSYNC input hold time (from AUDCK ↑)</td><td>tAUDSYH</td><td>5</td><td>—</td><td>ns</td></tr>
<tr><td>AUDISR setup time</td><td>tAUDMDS</td><td>1</td><td>—</td><td>ms</td></tr>
<tr><td>AUDISR hold time</td><td>tAUDMDH</td><td>1</td><td>—</td><td>ms</td></tr>
</table>
</td><td>Additional Description</td><td>–</td><td>–</td></tr>
<tr><td>9</td><td>2884</td><td>Electrical Characteristics</td><td>39.3.12 AUD RAM Monitor</td><td>none</td><td>


Figure 35.xx Timing to reflect settings on AUDISR
</td><td>Additional Description</td><td>–</td><td>–</td></tr>
<tr><td>10</td><td>70</td><td>Pins</td><td>2.1.2.3 Pin Data Input/Output</td><td>
• PBDCn.PBDCn_m
In output mode, when this bit is set to 1, the pin enters the bidirectional mode. In bidirectional mode, the level of the signal on a Pn_m pin can be read from PPPn.PPRn_m.
</td><td>
• PBDCn.PBDCn_m
In output mode, when this bit is set to 1, the pin enters the bidirectional mode. In bidirectional mode, the level of the signal on a Pn_m pin can be read from PPRn.PPRn_m.
</td><td>Writing Error</td><td>–</td><td>–</td></tr>
</table>

No.	PDF page (Rev.1.60)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note
11	250	Interrupt	Figure 6.2 Example of External Interrupt Processing Flow			Writing Error	–	–
12	631	RS-CAN	14.3.2 RSCAN0CmCFG	Set this register before requesting a transition to channel communication mode or channel wait mode.	Set this register before requesting a transition to channel communication mode or channel halt mode.	Writing Error	–	–
13	688	RS-CAN	14.3.34 RSCAN0CFIDk	28 to 0 CFID[28:0] Transmit/Receive FIFO Buffer ID Data • When CFM[1:0] value is 01_B (transmit mode): Set standard ID or extended ID. For standard ID, write an ID to bits b10 to b0 and write 0 to bits b28 to b11. • When CFM[1:0] value is 00_B (receive mode): Standard ID or extended ID in the received message can be read. For standard ID, read bits b10 to b0. Bits b28 to b11 are read as 0. NOTE To clear the CFTXIF, CFRXIF, and CFMLT flags to 0, the program must write 0 to these flags. Use a store instruction to write 0 to these flags and write 1 to the other flags.	28 to 0 CFID[28:0] Transmit/Receive FIFO Buffer ID Data • When CFM[1:0] value is 01_B (transmit mode): Set standard ID or extended ID. For standard ID, write an ID to bits b10 to b0 and write 0 to bits b28 to b11. • When CFM[1:0] value is 00_B (receive mode): Standard ID or extended ID in the received message can be read. For standard ID, read bits b10 to b0. Bits b28 to b11 are read as 0.	Writing Error	–	–
14	733	RS-CAN	14.3.61 RSCAN0THLPCTRm	At this time, the THLMC[4:0] (transmit history buffer unread data counter) value in the RSCAN0THLSTSm register is decremented.	At this time, the THLMC[4:0] (transmit history buffer unread data counter) value in the RSCAN0THLSTSm register is decremented by 1.	Writing Error	–	–
15	746	RS-CAN	Figure 14.5 Transitions of Global Modes	Figure 14.5 Transitions of Global Modes	Figure 14.5 Transitions of Channel Modes	Writing Error	–	–
16	747	RS-CAN	Table 14.88 Operation a Channel Transitions to Channel Reset Mode/Channel Halt Mode	Note 3. When the transition from channel reset mode to channel wait mode is to be made, set the RSCAN0CmCFG register in channel reset mode and then shift to channel wait mode.	Note 3. When the transition from channel reset mode to channel halt mode is to be made, set the RSCAN0CmCFG register in channel reset mode and then shift to channel halt mode.	Writing Error	–	–
17	756	RS-CAN	14.4.4.1 Transmit Priority Determination	When messages are retransmitted due to an arbitration-lost or an error, transmit priority determination is made again regardless of the TPRI bit.	When messages are retransmitted due to an arbitration-lost or an error, transmit priority determination is made again according to the TPRI bit.	Writing Error	–	–
18	772	RS-CAN	Figure 14.20 Buffer Configuration			Writing Error	–	–

No.	PDF page (Rev.1.60)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note
19	773	RS-CAN	Figure 14.21 Buffer Setting Procedure			Writing Error	–	–
20	776	RS-CAN	14.5.2.2 FIFO Buffer Reading Procedure	When received messages have been stored in one or more receive FIFO buffers or a transmit/receive FIFO buffer that is set to receive mode or gateway mode, the corresponding message count display counter (RFMC[7:0] bits in the RSCAN0RFSTSx register (x = 0 to 7) or CFMC[7:0] bits in the RSCAN0CFSTSk register (k = 0 to 11)) is incremented.	When received messages have been stored in one or more receive FIFO buffers or a transmit/receive FIFO buffer that is set to receive mode or gateway mode, the corresponding message count display counter (RFMC[7:0] bits in the RSCAN0RFSTSx register (x = 0 to 7) or CFMC[7:0] bits in the RSCAN0CFSTSk register (k = 0 to 11)) is incremented by 1.	Writing Error	–	–
21	792	RS-CAN	14.6 Notes	• When linking transmit buffers to transmit/receive FIFO buffers or allocating transmit buffers to transmit queues, set the control register (RSCAN0TMCp) of the corresponding transmit buffer to 00H. The status register (RSCAN0TMSTSp) of the corresponding transmit buffer should not be used. Flags in other status registers (registers RSCAN0TMTRSTS0 to RSCAN0TMTRSTS2, RSCAN0TMTARSTS0 to RSCAN0TMTARSTS2, RSCAN0TMTCSTS0 to RSCAN0TMTCSTS2, and RSCAN0TMTASTS0 to RSCAN0TMTASTS2), which correspond to transmit buffers linked to transmit/receive FIFO buffers or allocated to transmit queues remain unchanged. Set the enable bit in the corresponding interrupt enable register (the RSCAN0TMIEC0, RSCAN0TMIEC1 and RSCAN0TMIEC2) to 0 (transmit buffer interrupt is disabled).	• When linking transmit buffers to transmit/receive FIFO buffers or allocating transmit buffers to transmit queues, set the control register (RSCAN0TMCp) of the corresponding transmit buffer to 00H. The status register (RSCAN0TMSTSp) of the corresponding transmit buffer should not be used. Flags in other status registers (registers RSCAN0TMTRSTS0, RSCAN0TMTRSTS1, RSCAN0TMTARSTS0, RSCAN0TMTARSTS1, RSCAN0TMTCSTS0, RSCAN0TMTCSTS1, RSCAN0TMTASTS0 and RSCAN0TMTASTS1), which correspond to transmit buffers linked to transmit/receive FIFO buffers or allocated to transmit queues remain unchanged. Set the enable bit in the corresponding interrupt enable register (the RSCAN0TMIEC0, RSCAN0TMIEC1 and RSCAN0TMIEC2) to 0 (transmit buffer interrupt is disabled).	Writing Error	–	–
22	809	OS Timer	16.2.2 Block Diagram	The following block diagram shows the main components of the OSTM.	The following block diagram shows the main components of the OSTM. This product does not implement OSTMnTTOUT output.	Writing Error	–	–
23	1341	TSG3	Figure 19.47 Example of Error Interrupt (INTTSG3nIER) Generation (PWM Mode)	 Figure 19.47 Example of Error Interrupt (INTTSG3nIER) Generation (PWM Mode)	 Figure 19.47 Example of Error Interrupt (INTTSG3nIER) Generation (PWM Mode)	Writing Error	–	–
24	1353	TSG3	Figure 19.53 Example of Dead Time Control between TSG3nO1 and TSG3nO2 Outputs (2/2)	TSG3nCMP1E + TSG3nDTC1 ≥ TSG3nCMP0E + TSG3nCMP2E (TSG3nO2 stays inactive) TSG3nCMP2E + TSG3nDTC0 ≥ TSG3nCMP0E + TSG3nCMP1E (TSG3nO1 stays inactive)	TSG3nCMP1E + TSG3nDTC1 ≥ TSG3nCMP0E + TSG3nCMP3E (TSG3nO2 stays inactive) TSG3nCMP3E + TSG3nDTC0 ≥ TSG3nCMP0E + TSG3nCMP1E (TSG3nO1 stays inactive)	Writing Error	–	–
25	1353	TSG3	Figure 19.53 Example of Dead Time Control between TSG3nO1 and TSG3nO2 Outputs (2/2)	At (4), the falling edge (inactive) of the TSG3nO1 output is caused by the simultaneous active state detected and the dead time counter starts counting. After the end of the dead time counter operation, the TSG3nO2 output becomes active.	At (4), the falling edge (inactive) of the TSG3nO1 output is caused by the simultaneous active state detected. The dead time counter starts counting after compare match with the TSG3nCMP1 register. After the end of the dead time counter operation, the TSG3nO2 output becomes active.	Writing Error	–	–
26	1353	TSG3	Figure 19.53 Example of Dead Time Control between TSG3nO1 and TSG3nO2 Outputs (2/2)	 Figure 19.53 Example of Dead Time Control between TSG3nO1 and TSG3nO2 Outputs (2/2)	 Figure 19.53 Example of Dead Time Control between TSG3nO1 and TSG3nO2 Outputs (2/2)	Writing Error	–	–

<table>
<tr><th>No.</th><th>PDF page (Rev.1.60)</th><th>Section</th><th>Chapter title (Chart title)</th><th>Error</th><th>Correct</th><th>Change reason</th><th>Notice situation</th><th>Note</th></tr>
<tr><td>27</td><td>1760</td><td>EMU2</td><td>Table 24.73 EMU2nCTRINMD Register Contents</td><td>
<table>
<tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr>
<tr><td>15 to 8</td><td>—</td><td>These bits are read as 0. The write value should be 0.</td></tr>
<tr><td>7, 6</td><td>INSTCTR[1:0]</td><td>Selects the activation timing of input IP*1.
0 0: On completion of all A/D conversion (scan of the A/D converter scan group 4 ended)
0 1: On completion of A/D conversion of CH0 (conversion of the A/D converter virtual channel 0 completed)
1 0: On completion of A/D conversion of CH1 (conversion of the A/D converter virtual channel 1 completed)
1 1: On completion of A/D conversion of CH2 (conversion of the A/D converter virtual channel 2 completed)</td></tr>
<tr><td>5 to 3</td><td>CMUVW[2:0]</td><td>Selects the object of current measurement when the CMES bit is set to 1.
0 0 0: Measures currents of 3 phases (U, V, and W)
0 0 1: Measures currents of 2 phases (V and W)
0 1 0: Measures currents of 2 phases (U and W)
0 1 1: Measures currents of 2 phases (U and V)
The other settings are prohibited.</td></tr>
<tr><td>2</td><td>CMES</td><td>Selects the object of current measurement.
0: 2 phases (V and W)
1: Object selected by the CMUVW[2:0] bits</td></tr>
<tr><td>1</td><td>—</td><td>This bit is read as 0. The write value should be 0.</td></tr>
<tr><td>0</td><td>FREGIN</td><td>Selects electrical angle to be used for input IP.
0: Uses User-set value
1: Uses electrical angle and resolver angle generated by angle generation IP</td></tr>
</table>
</td><td>
<table>
<tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr>
<tr><td>15 to 8</td><td>—</td><td>These bits are read as 0. The write value should be 0.</td></tr>
<tr><td>7, 6</td><td>INSTCTR[1:0]</td><td>Selects the activation timing of input IP*1.
0 0: On completion of all A/D conversion (scan of the A/D converter scan group 4 ended)
0 1: On completion of A/D conversion of CH0 (conversion of the A/D converter virtual channel 0 completed)
1 0: On completion of A/D conversion of CH1 (conversion of the A/D converter virtual channel 1 completed)
1 1: On completion of A/D conversion of CH2 (conversion of the A/D converter virtual channel 2 completed)</td></tr>
<tr><td>5 to 3</td><td>CMUVW[2:0]</td><td>Selects the object of current measurement when the CMES bit is set to 1.
0 0 0: Measures currents of 3 phases (U, V, and W)
0 0 1: Measures currents of 2 phases (V and W)
0 1 0: Measures currents of 2 phases (U and W)
1 0 0: Measures currents of 2 phases (U and V)
The other settings are prohibited.</td></tr>
<tr><td>2</td><td>CMES</td><td>Selects the object of current measurement.
0: 2 phases (V and W)
1: Object selected by the CMUVW[2:0] bits</td></tr>
<tr><td>1</td><td>—</td><td>This bit is read as 0. The write value should be 0.</td></tr>
<tr><td>0</td><td>FREGIN</td><td>Selects electrical angle to be used for input IP.
0: Uses User-set value
1: Uses electrical angle and resolver angle generated by angle generation IP</td></tr>
</table>
</td><td>Writing Error</td><td>–</td><td>–</td></tr>
<tr><td>28</td><td>1762</td><td>EMU2</td><td>24.3.42 EMU2nADDOFSmk</td><td>Value after reset: 0000$_H$</td><td>Value after reset: 0800$_H$</td><td>Writing Error</td><td>–</td><td>–</td></tr>
<tr><td>29</td><td>1892</td><td>RDC2</td><td>25.3.7 RDC2nMNTC — RDC2n Monitor Pin Setting Register (n = 0, 1)</td><td>
25.3.7 RDC2nMNTC — RDC2n Monitor Pin Setting Register (n = 0, 1)
Access: Readable/writable in 16-bit units.
Address: <RDC2n_base> + 001A$_H$
Value After Reset: 00x0$_H$

Table 25.23 RDC2nMNTC Register Contents
<table>
<tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr>
<tr><td>15 to 13</td><td>Reserved</td><td>These bits are read as 0. The write value should be 0.</td></tr>
<tr><td>12</td><td>MNTC</td><td>Monitor Pin Control
0: Leaves RDC2nSINMNT and RDC2nCOSMNT pins open.
1: Outputs from RDC2nSINMNT and RDC2nCOSMNT pins.</td></tr>
<tr><td>11 to 0</td><td>Reserved</td><td>These bits are read as 0. The write value should be 0.</td></tr>
</table>
</td><td>
25.3.7 RDC2nMNTC — RDC2n Monitor Pin Setting Register (n = 0, 1)
Access: Readable/writable in 16-bit units.
Address: <RDC2n_base> + 001A$_H$
Value After Reset: 00x0$_H$

Table 25.23 RDC2nMNTC Register Contents
<table>
<tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr>
<tr><td>15 to 13</td><td>Reserved</td><td>These bits are read as 0. The write value should be 0.</td></tr>
<tr><td>12</td><td>MNTC</td><td>Monitor Pin Control
0: Leaves RDC2nSINMNT and RDC2nCOSMNT pins open.
1: Outputs from RDC2nSINMNT and RDC2nCOSMNT pins.</td></tr>
<tr><td>11 to 8</td><td>Reserved</td><td>These bits are read as 0. The write value should be 0.</td></tr>
<tr><td>7 to 5</td><td>Reserved</td><td>The read value is undefined. The write value should be 0.</td></tr>
<tr><td>4 to 0</td><td>Reserved</td><td>These bits are read as 0. The write value should be 0.</td></tr>
</table>
</td><td>Writing Error</td><td>–</td><td>–</td></tr>
<tr><td>30</td><td>1892</td><td>RDC2</td><td>25.3.7 RDC2nMNTC</td><td>Value after reset: 00x0$_H$</td><td>Value after reset: 00X0$_H$</td><td>Writing Error</td><td>–</td><td>–</td></tr>
<tr><td>31</td><td>1892</td><td>RDC2</td><td>Table 25.23 RDC2nMNTC Register Contents</td><td>
Table 25.23 RDC2nMNTC Register Contents
<table>
<tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr>
<tr><td>15 to 13</td><td>Reserved</td><td>These bits are read as 0. The write value should be 0.</td></tr>
<tr><td>12</td><td>MNTC</td><td>Monitor Pin Control
0: Leaves RDC2nSINMNT and RDC2nCOSMNT pins open.
1: Outputs from RDC2nSINMNT and RDC2nCOSMNT pins.</td></tr>
<tr><td>11 to 0</td><td>Reserved</td><td>These bits are read as 0. The write value should be 0.</td></tr>
</table>
</td><td>
Table 25.23 RDC2nMNTC Register Contents
<table>
<tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr>
<tr><td>15 to 13</td><td>Reserved</td><td>These bits are read as 0. The write value should be 0.</td></tr>
<tr><td>12</td><td>MNTC</td><td>Monitor Pin Control
0: Leaves RDC2nSINMNT and RDC2nCOSMNT pins open.
1: Outputs from RDC2nSINMNT and RDC2nCOSMNT pins.</td></tr>
<tr><td>11 to 8</td><td>Reserved</td><td>These bits are read as 0. The write value should be 0.</td></tr>
<tr><td>7 to 5</td><td>Reserved</td><td>The read value is undefined. The write value should be 0.</td></tr>
<tr><td>4 to 0</td><td>Reserved</td><td>These bits are read as 0. The write value should be 0.</td></tr>
</table>
</td><td>Writing Error</td><td>–</td><td>–</td></tr>
<tr><td>32</td><td>1928</td><td>RDC2</td><td>Figure 25.12 RDC2 Initial Operation Flow</td><td>Note: n = 0, 1
Note 1. See Figure 25.13, Register Initial Setting Flow.
Note 2. For BIST test time, see Section 35.5.1, RDC Conversion Performance.
Note 3. For BIST recovery time, see Section 35.5.1, RDC Conversion Performance.
Note 4. For the settling time, see Section 35.5.1, RDC Conversion Performance.</td><td>Note: n = 0, 1
Note2: If the angle cannot be tracked when the R/D unit is started, apply a ki reset after the amplitude of RDC2nSINMNT or RDC2nCOSMNT rises to at least 1 V p–p and the amplitude of RDC2nRSO rises to at least 200 mV p–p.
Note 1. See Figure 25.13, Register Initial Setting Flow.
Note 2. For BIST test time, see Section 35.5.1, RDC Conversion Performance.
Note 3. For BIST recovery time, see Section 35.5.1, RDC Conversion Performance.
Note 4. For the settling time, see Section 35.5.1, RDC Conversion Performance.</td><td>Writing Error</td><td>–</td><td>–</td></tr>
<tr><td>33</td><td>1930</td><td>RDC2</td><td>25.6.1 Resolver Signal Input (Differential Input) Circuit</td><td>(1) RH = [(RVDD – VCOM) / (22.0 × 10^{-6})] –RIN, where VCOM = RVDD/2[V]</td><td>(1) RH = [(+VEXT – VCOM) / (22.0 × 10^{-6})] –RIN, where VCOM = RVDD/2[V]</td><td>Writing Error</td><td>–</td><td>–</td></tr>
</table>

No.	PDF page (Rev.1.60)	Section	Chapter title (Chart title)	Error	Correct	Change reason	Notice situation	Note
34	2005	ADCC	Table 26.49 Notes on Setting Registers (2/2)	ADCCnTHCR ADCCnTHACR ADCCnTHBCR ADCCnTHER ADCCnTHGSR ADCCnSGCRx ADCCnSGVCSPx ADCCnSGVCEPx When setting the registers shown in the left column, write these registers after they have been read. If this procedure is not followed, the written register value may not be properly reflected, resuting in malfunction.	ADCCnTHCR ADCCnTHACR ADCCnTHBCR ADCCnTHER ADCCnTHGSR ADCCnSGCRx ADCCnSGVCSPx ADCCnSGVCEPx When setting the registers shown in the left column, write these registers after they have been read. If writing to the register shown at the left occurs continuously without following this procedure, the written register value may not be correctly reflected in operations.	Additional Description	–	–
35	2007	ADCC	Table 26.52 A/D Conversion Influential Formula	Table 26.52 A/D Conversion Influential Formula Item / Symbol / Reference / Unit Signal source impedance / Re / Depends on user board / kΩ Conversion cycle of T&H circuit / T2 / ms AnVREFH voltage (n = 0, 1) / Vavrefh / V Parasitic capacitance of the last stage of channel multiplexer / C1 / 10 / pF | AnVCC voltage /2 – measured pin voltage | (n = 0, 1) / V3 / Depends on user board / V	Table 26.52 A/D Conversion Influential Formula of C1M (R7F701271EAFP #••0) and C1H (R7F701270EABG #••0) Item / Symbol / Reference / Unit Signal source impedance / Re / Depends on user board / kΩ Conversion cycle of T&H circuit / T2 / ms AnVREFH voltage (n = 0, 1) / Vavrefh / V Parasitic capacitance of the last stage of channel multiplexer / C1 / 10 / pF | AnVCC voltage /2 – measured pin voltage | (n = 0, 1) / V3 / Depends on user board / V Table 26.xx A/D Conversion Influential Formula of C1M (R7F701271EAFP #••4) and C1H (R7F701270EABG-C #••4) Item / Symbol / Reference / Unit Signal source impedance / Re / Depends on user board / kΩ Conversion cycle of T&H circuit / T2 / ms AnVREFH voltage (n = 0, 1) / Vavrefh / V Parasitic capacitance of the last stage of channel multiplexer / C1 / 2 / pF | AnVCC voltage /2 – measured pin voltage | (n = 0, 1) / V3 / Depends on user board / V	Writing Error	–	–
36	2157	ECM	Table 28.8 List of Error Sources and Safety Processing (1/2)	6 RAM Local RAM (CPU1, CPU2) 2-bit ECC error and local RAM (CPU1) address parity error*3 7 Local RAM (CPU1, CPU2) 1-bit ECC error and local RAM (CPU1) parity bit error*3	6 RAM Local RAM (CPU1, CPU2) 2-bit ECC error and local RAM (CPU1, CPU2) address parity error*3 7 Local RAM (CPU1, CPU2) 1-bit ECC error and local RAM (CPU1, CPU2) parity bit error*3	Writing Error	–	–
37	2159	ECM	Table 28.9 Merging of Error Sources	6 RAM Local RAM (CPU1, CPU2): 2-bit ECC error / Local RAM (CPU1): Address parity error / 2-bit ECC errors (local RAM for CPU1, CPU2) and address parity errors are merged. 7 Local RAM (CPU1, CPU2)): 1-bit ECC error / Local RAM (CPU1): Parity bit error / 1-bit ECC errors (local RAM for CPU1, CPU2) and parity bit errors are merged.	6 RAM Local RAM (CPU1, CPU2): 2-bit ECC error / Local RAM (CPU1, CPU2): Address parity error / 2-bit ECC errors and address parity errors of local RAM for CPU1, CPU2 are merged. 7 Local RAM (CPU1, CPU2): 1-bit ECC error / Local RAM (CPU1, CPU2): Parity bit error / 1-bit ECC errors and address parity errors of local RAM for CPU1, CPU2 are merged.	Writing Error	–	–
38	2242	Flash Memory	31.11 Notes	(7) Items prohibited during programming and erasure Do not perform the following operations during programming and erasure.	(7) Items prohibited during programming and erasure/blank checking Do not perform the following operations during programming, erasure and blank checking.	Writing Error	–	–
39	2294	Electrical Characteristics	Table 35.35 RDC Conversion Performance	BIST determination time*5: Angle conversion BIST (angle determination threshold is within ±8 LSB) — — 10 ms Resolver signal error detection BIST — — 1.5 ms Resolver signal cut off detection BIST — — 1 ms Conversion error BIST — — 10 ms	BIST determination time*5: Angle conversion BIST (angle determination threshold is within ±16 LSB) — — 10 ms Resolver signal error detection BIST — — 1.5 ms Resolver signal cut off detection BIST — — 1 ms Conversion error BIST — — 10 ms	Writing Error	–	–
40	425	CSIH	Table 11.25 CSIHnTX0W Register Contents (1/2	29 CSIHnEDL: Specifies whether the associated data requires the extended data length (EDL) option. 0: Normal operation 1: Enables the extended data length. The associated data is transmitted as a 16-bit packet. No inter-data time or idle time will be inserted after the data is transmitted. If CSIHnCTL1.CSIHnEDLE = 1 and CSIHnTX0W.CSIHnEDL = 1, the subsequent data must have the same CS selection. If CS is modified for the subsequent data, the correct operation is not assured. CAUTION: This bit is only available if CSIHnCTL1.CSIHnEDLE = 1. 28 to 20 Reserved: When read, the value after reset is read. When writing, write the value after reset.	29 CSIHnEDL: Specifies whether the associated data requires the extended data length (EDL) option. 0: Normal operation 1: Enables the extended data length. The associated data is transmitted as a 16-bit packet. No inter-data time or idle time will be inserted after the data is transmitted. If CSIHnCTL1.CSIHnEDLE = 1 and CSIHnTX0W.CSIHnEDL = 1, the subsequent data must have the same CS selection. If CS is modified for the subsequent data, the correct operation is not assured. CAUTION: This bit is only available if CSIHnCTL1.CSIHnEDLE = 1. 28 to 20 Reserved: When read, the value after a reset is read. When writing, write the value after a reset. Note that these bits should be written to 00FH when CSx (either x = 0 to 3) is used in master mode.	Additional Description	TN-RH8-B0303A/E	

<table>
<tr><th>No.</th><th>PDF page (Rev.1.60)</th><th>Section</th><th>Chapter title (Chart title)</th><th>Error</th><th>Correct</th><th>Change reason</th><th>Notice situation</th><th>Note</th></tr>
<tr><td>41</td><td>1220</td><td>TAUJ</td><td>Table 18.64 Contents of TAUJnCMORm Register of Slave Channel for PWM Output Function</td><td>
<table>
<tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr>
<tr><td>15, 14</td><td>TAUJnCKS[1:0]</td><td>These bits select the operation clock.
00: Prescaler output CK0
01: Prescaler output CK1
10: Prescaler output CK2
11: Prescaler output CK3
The value of the TAUJnCKS[1:0] bit of the master and slave channel(s) must be identical.</td></tr>
<tr><td>13, 12</td><td>TAUJnCCS[1:0]</td><td>00: Uses the operation clock as a counter clock.</td></tr>
<tr><td>11</td><td>TAUJnMAS</td><td>0: Channel is slave channel</td></tr>
<tr><td>10 to 8</td><td>TAUJnSTS[2:0]</td><td>100: INTTAUJnIm of master channel is a start trigger.</td></tr>
<tr><td>7, 6</td><td>TAUJnCOS[1:0]</td><td>00: Not used, so set to 00</td></tr>
<tr><td>5</td><td>Reserved</td><td>When read, the value after reset is read.
When writing, write the value after reset.</td></tr>
<tr><td>4 to 1</td><td>TAUJnMD[4:1]</td><td>0100: One-count mode</td></tr>
<tr><td>0</td><td>TAUJnMD0</td><td>1: INTTAUJnIm is generated at the start of operation.</td></tr>
</table>
</td><td>
<table>
<tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr>
<tr><td>15, 14</td><td>TAUJnCKS[1:0]</td><td>These bits select the operation clock.
00: Prescaler output CK0
01: Prescaler output CK1
10: Prescaler output CK2
11: Prescaler output CK3
The value of the TAUJnCKS[1:0] bit of the master and slave channel(s) must be identical.</td></tr>
<tr><td>13, 12</td><td>TAUJnCCS[1:0]</td><td>00: Uses the operation clock as a counter clock.</td></tr>
<tr><td>11</td><td>TAUJnMAS</td><td>0: Channel is slave channel</td></tr>
<tr><td>10 to 8</td><td>TAUJnSTS[2:0]</td><td>100: INTTAUJnIm of master channel is a start trigger.</td></tr>
<tr><td>7, 6</td><td>TAUJnCOS[1:0]</td><td>00: Not used, so set to 00</td></tr>
<tr><td>5</td><td>Reserved</td><td>When read, the value after reset is read.
When writing, write the value after reset.</td></tr>
<tr><td>4 to 1</td><td>TAUJnMD[4:1]</td><td>0100: One-count mode</td></tr>
<tr><td>0</td><td>TAUJnMD0</td><td>1: INTTAUJnIm is not generated at the start of operation.</td></tr>
</table>
</td><td>Writing Error</td><td>–</td><td>–</td></tr>
<tr><td>42</td><td>239</td><td>Interrupt</td><td>6.4 Description of Operations in Terms of Interrupt Exception Handlers and Order of Priority</td><td>CAUTION

You must assign the SYNCP instruction to the first of exception handler of FPI, SYSERR, EIINT (Direct Vector Method), FEINT, FENMI.
For the details, see the RH850G3M User's Manual: Software for RH850G3M.
---</td><td>CAUTION

You must assign the SYNCP instruction to the first of exception handler of FPI, SYSERR, EIINT (Direct Vector Method), FEINT, FENMI.
When using SYSERR, FENMI, FEINT and FPI exception that is higher priority than EIINT exception, there are cautions.
For the details, see the RH850G3M User's Manual: Software for RH850G3M.
---</td><td>Additional Description</td><td>TN-RH8-B0402A/E</td><td>–</td></tr>
<tr><td>43</td><td>1243</td><td>TSG3</td><td>Table 19.13 TSG3nCTL5 Register Contents (3/3)</td><td>none</td><td>CAUTION

TSG3nATxx register bits should be set when the timer is stopped (TSG3nSTR0.TSG3nTE = 0).
Only the same value with current setting can be written during timer operation (TSG3nSTR0.TSG3nTE = 1).
If the different value is written to this register when TSG3nSTR0.TSG3nTE = 1,
timer operation cannot be guaranteed.
---</td><td>Additional Description</td><td>TN-RH8-B0468A/E</td><td>–</td></tr>
<tr><td>44</td><td>1246</td><td>TSG3</td><td>Table 19.14 TSG3nCTL6 Register Contents (3/3)</td><td>none</td><td>CAUTION

TSG3nATxx register bits should be set when the timer is stopped (TSG3nSTR0.TSG3nTE = 0).
Only the same value with current setting can be written during timer operation (TSG3nSTR0.TSG3nTE = 1).
If the different value is written to this register when TSG3nSTR0.TSG3nTE = 1,
timer operation cannot be guaranteed.
---</td><td>Additional Description</td><td>TN-RH8-B0468A/E</td><td>–</td></tr>
<tr><td>45</td><td>2227</td><td>Flash Memory</td><td>Table 31.4 Summary of Security Functions</td><td>
<table>
<tr><th>Function</th><th>Description</th></tr>
<tr><td>OTP</td><td>OTP can be individually set for each block of the user area and the user boot area of code flash memory. When the OTP setting is made for an area, programming by serial programming and by self-programming is prohibited. Once set, the OTP setting cannot be released. Furthermore, since execution of the configuration clearing command is prohibited for any area for which OTP has been set, changing a security setting from "prohibited" to "permitted" is not possible.</td></tr>
<tr><td>ID authentication</td><td>The result of ID authentication can be used to control the connection of a dedicated flash memory programmer for serial programming. The result of ID authentication can also be used to control enabling of code flash memory programming by self-programming.</td></tr>
<tr><td>Prohibition of connection of a dedicated flash memory programmer</td><td>The connection of a dedicated flash memory programmer for serial programming is prohibited. Since execution of the configuration clearing command is also prohibited when the connection of a dedicated flash memory programmer is prohibited, changing a security setting from "prohibited" to "permitted" is not possible.</td></tr>
<tr><td>Prohibition of block erasure commands</td><td>Block erasure commands at the time of serial programming are prohibited. Since execution of the configuration clearing command is also prohibited when block erasure commands are prohibited, changing a security setting from "prohibited" to "permitted" is not possible.</td></tr>
<tr><td>Prohibition of programming commands</td><td>Block erasure commands and programming commands at the time of serial programming are prohibited.
Block erasure commands can only be executed by erasing all user areas in the following order starting from block 0: erasure of all areas → erasure of user boot area → erasure of data areas starting from block 0.
Only through execution of the configuration clearing command, the prohibition can be lifted.</td></tr>
<tr><td>Prohibition of read commands</td><td>Read commands at the time of serial programming are prohibited. Only through execution of the configuration clearing command, the prohibition can be lifted.</td></tr>
</table>
</td><td>
<table>
<tr><th>Function</th><th>Description</th></tr>
<tr><td>OTP</td><td>OTP can be individually set for each block of the user area and the user boot area of code flash memory. When the OTP setting is made for an area, programming by serial programming and by self-programming is prohibited. Once set, the OTP setting cannot be released. Furthermore, since execution of the configuration clearing command is prohibited for any area for which OTP has been set, changing a security setting from "prohibited" to "permitted" is not possible.</td></tr>
<tr><td>ID authentication</td><td>The result of ID authentication can be used to control the connection of a dedicated flash memory programmer for serial programming. The result of ID authentication can also be used to control enabling of code flash memory programming by self-programming.</td></tr>
<tr><td>Prohibition of connection of a dedicated flash memory programmer *1</td><td>The connection of a dedicated flash memory programmer for serial programming is prohibited. Since execution of the configuration clearing command is also prohibited when the connection of a dedicated flash memory programmer is prohibited, changing a security setting from "prohibited" to "permitted" is not possible.</td></tr>
<tr><td>Prohibition of block erasure commands *2</td><td>Block erasure commands at the time of serial programming are prohibited. Since execution of the configuration clearing command is also prohibited when block erasure commands are prohibited, changing a security setting from "prohibited" to "permitted" is not possible.</td></tr>
<tr><td>Prohibition of programming commands *2</td><td>Block erasure commands and programming commands at the time of serial programming are prohibited.
Block erasure commands can only be executed by erasing all user areas in the following order starting from block 0: erasure of all areas → erasure of user boot area → erasure of data areas starting from block 0.
Only through execution of the configuration clearing command, the prohibition can be lifted.</td></tr>
<tr><td>Prohibition of read commands *2</td><td>Read commands at the time of serial programming are prohibited. Only through execution of the configuration clearing command, the prohibition can be lifted.</td></tr>
</table>
Note1. The "Prohibition of the connection of a dedicated flash memory programmer" can be used in conjunction with "ID authentication" or the prohibition of commands (*2).
Note2. Prohibition of commands (for block erasure, programming, and reading) can be set independently.
</td><td>Description Change</td><td>TN-RH8-B0463A/E</td><td>–</td></tr>
<tr><td>46</td><td>2243</td><td>Flash Security</td><td>32.1.1.2 Functions Unique to Serial Programming Mode</td><td>Three functions are provided as security functions unique to serial programming mode: ID authentication, prohibition of programming, erasure, and read commands, and prohibition of serial programmer connection. Parallel use of these functions is not allowed.</td><td>Three functions are provided as security functions unique to serial programming mode: ID authentication, prohibition of programming, erasure, and read commands, and prohibition of serial programmer connection.</td><td>Description Change</td><td>TN-RH8-B0463A/E</td><td>–</td></tr>
</table>

<table>
<tr><th>No.</th><th>PDF page (Rev.1.60)</th><th>Section</th><th>Chapter title (Chart title)</th><th>Error</th><th>Correct</th><th>Change reason</th><th>Notice situation</th><th>Note</th></tr>
<tr><td>47</td><td>2244</td><td>Flash Security</td><td>Table 32.1 Security Functions in Each Mode</td><td>
<table>
<tr><th>Operation Mode</th><th>Code Flash and Data Flash, ID Code Protection</th><th>Restriction on Debug Interface Connection</th></tr>
<tr><td>User boot mode</td><td>• SELF ID authentication
• OTP (parallel use possible)</td><td>• Security level 1
(OCD ID authentication)
• Security level 2
(Debug interface connection is prohibited)</td></tr>
<tr><td>Serial programming mode</td><td>• ID authentication
• Programming commands, block erasure commands, and read commands are prohibited.
• Connection of serial programmers is prohibited.
(The above three cannot be used in parallel.)
• OTP (parallel use possible)</td><td>• No function
(Debug interface connection is always prohibited.)</td></tr>
</table>
</td><td>
<table>
<tr><th>Operation Mode</th><th>Code Flash and Data Flash, ID Code Protection</th><th>Restriction on Debug Interface Connection</th></tr>
<tr><td>User boot mode</td><td>• SELF ID authentication
• OTP (parallel use possible)</td><td>• Security level 1
(OCD ID authentication)
• Security level 2
(Debug interface connection is prohibited)</td></tr>
<tr><td>Serial programming mode</td><td>• ID authentication
• Programming commands, block erasure commands, and read commands are prohibited.
• Connection of serial programmers is prohibited.
• OTP (parallel use possible)</td><td>• No function
(Debug interface connection is always prohibited.)</td></tr>
</table>
</td><td>Description Change</td><td>TN-RH8-B0463A/E</td><td>–</td></tr>
<tr><td>48</td><td>1914</td><td>RDC2</td><td>25.4.1.4 Required Sensor Selection Function</td><td>The DC resolver signal（E・sin θ , E・cos θ) which does not contain excitation component can also be used by setting the SENS bit in the RDC2nCON register to 0, instead of the resolver signal (f(t)・sin θ , f(t)・cos θ) which contains excitation components. When the DC resolver signal is used, the excitation component extraction function is disabled.</td><td>The DC resolver signal（E・sin θ , E・cos θ) which does not contain excitation component can also be used by setting the SENS bit in the RDC2nCON register to 0, instead of the resolver signal (f(t)・sin θ , f(t)・cos θ) which contains excitation components. When the DC resolver signal is used, the excitation signal outputs(RDC2nRSO, RDC2nCOM) and the excitation component extraction function are disabled.</td><td>Additional Description</td><td>–</td><td>–</td></tr>
<tr><td>49</td><td>1920</td><td>RDC2</td><td>25.4.2.1 Excitation Signal Output (RDC2nRSO, RDC2nCOM) Function</td><td>The amplitude of the sine wave signal that is output from the RDC2nRSO pin is set in the EXOC[1:0] bits in the RDC2nEXAAT register. The amplitude of the standard value is 0.4 × RVDD [Vp-p].</td><td>The amplitude of the sine wave signal that is output from the RDC2nRSO pin is set in the EXOC[1:0] bits in the RDC2nEXAAT register. The amplitude of the standard value is 0.4 × RVDD [Vp-p].
When operation with a DC resolver is selected (by setting the combination of values as EXIO = 1 and SENS = 0), the excitation signal outputs(RDC2nRSO, RDC2nCOM) are disabled.</td><td>Additional Description</td><td>–</td><td>–</td></tr>
</table>

End of the list