[Upgrade to Revision] Renesas Starter Kit for RX64M, R20TS0868EJ0100 RX65N-1MB, RX65N-2MB, RX71M, RX72M, RX72N, RX671, Aug. 01, 2022 RX23T, RX24T, RX24U, RX66T, RX72T, RX111, RX113, RX231, RX130-128KB, RX130-512KB, Renesas Solution Starter Kit for RX23W

Outline

The board description files (BDFs: files that include pin setting information) of the products in the title have been updated.

1. Updated Files

No.	File name	Applicable board Download file name	Latest version
1	RSKRX64M_V1.01.bdf	Renesas Starter Kit+ for RX64M rbdf0002xj0101-rskrx64m.zip	1.01
2	RSKRX65N_V1.01.bdf	Renesas Starter Kit+ for RX65N-1MB rbdf0003xj0101-rskrx65n.zip	1.01
3	RSKRX65N-2MB(TSIP)_V1.01.bdf	Renesas Starter Kit+ for RX65N-2MB(TSIP) rbdf0040xj0101-rskrx65n-2mb(tsip).zip	1.01
4	RSKRX65N-2MB_V1.04.bdf	Renesas Starter Kit+ for RX65N-2MB rbdf0001xj0104-rskrx65n-2mb.zip	1.04
5	RSKRX71M_V1.01.bdf	Renesas Starter Kit+ for RX71M rbdf0004xj0101-rskrx71m.zip	1.01
6	RSKRX72M_V1.01.bdf	Renesas Starter Kit+ for RX72M rbdf0020xj0101-rskrx72m.zip	1.01
7	RSKRX72N_V1.02.bdf	Renesas Starter Kit+ for RX72N rbdf0022xj0102-rskrx72n.zip	1.02
8	RSKRX671_V1.01.bdf	Renesas Starter Kit+ for RX671 rbdf0033xj0101-rskrx671.zip	1.01
9	RSKRX23T_V1.01.bdf	Renesas Starter Kit for RX23T rbdf0014xj0101-rskrx23t.zip	1.01
10	RSKRX24T_V1.02.bdf	Renesas Starter Kit for RX24T rbdf0012xj0102-rskrx24t.zip	1.02
11	RSKRX24U_V1.02.bdf	Renesas Starter Kit for RX24U rbdf0013xj0102-rskrx24u.zip	1.02
12	RSKRX66T_V1.03.bdf	Renesas Starter Kit for RX66T rbdf0010xj0103-rskrx66t.zip	1.03
13	RSKRX72T_V1.01.bdf	Renesas Starter Kit for RX72T rbdf0011xj0101-rskrx72t.zip	1.01
14	RSKRX111_V1.01.bdf	Renesas Starter Kit for RX111 rbdf0005xj0101-rskrx111.zip	1.01
15	RSKRX113_V1.01.bdf	Renesas Starter Kit for RX113 rbdf0006xj0101-rskrx113.zip	1.01
16	RSKRX130_V1.01.bdf	Renesas Starter Kit for RX130-128MB rbdf0007xj0101-rskrx130.zip	1.01
17	RSKRX130-512KB_V1.02.bdf	Renesas Starter Kit for RX130-512KB rbdf0008xj0102-rskrx130-512kb.zip	1.02
18	RSKRX231_V1.01.bdf	Renesas Starter Kit for RX231 rbdf0009xj0101-rskrx231.zip	1.01
19	RSSKRX23W_V1.01.bdf	Renesas Solution Starter Kit for RX23W rbdf0023xj0101-rsskrx23w.zip	1.01



2. Description

The files have been updated as follows.

No.	File name	Changes	
1	RSKRX64M_V1.01.bdf	 [Updates due to BDF spec changes] Added an option to debug interface setting: JTAG Added clock configuration [Corrections to/changes in setting information] Pin 7 id: Corrected "RXD6" to "SMISO6" Pin 8 id: Corrected "TXD6" to "SMOSI6" Pin 44 id: Corrected "IRQ9" to "P21" Pin 45 id: Corrected "IRQ8" to "P20" 	
2	RSKRX65N_V1.01.bdf	 [Updates due to BDF spec changes] Added an option to debug interface setting: JTAG Added clock configuration [Corrections to/changes in setting information] Pin 6 id: Corrected "IRQ10" to "P02" Pin 9 id: Corrected "PF5" to "IRQ4" Pin 127 id: Corrected "CTS7#" to "P93" Pin 128 id: Corrected "RXD7" to "SMISO7" Pin 131 id: Corrected "TXD7" to "SMOSI7" Pin 32: Deleted HSYNC Deleted pin 133 P47, pin 134 P46, pin 135 P45, pin 136 P44 Pin 34 to 39, 41, 42: Deleted PDC-related information Deleted pin 67 QIO0, pin 78 SDSI_D1 	
3	RSKRX65N- 2MB(TSIP)_V1.01.bdf	 [Corrections to/changes in setting information] Pin 18: Added MD Pin 32 id: Corrected "P31" to "SSLB0" and group="A" Pin 33 id: Corrected "SMISO1" to "MISOB" and group="A" Pin 36 id: Corrected "SCK1" to "RSPCKB" and group="A" Pin 37 id: Corrected "SMOSI1" to "MOSIB" and group="A" Pin 38 SDHI_CD: Corrected group="C" to group="" Pin 40 SDHI_WP: Corrected group="C" to group="" Pin 42 id: Corrected "EDACK0" to "SDHI_D1" and group="C" Pin 55: Added USB0_DM Pin 56: Added USB0_DP Pin 95, 98, 120, 124, 128, 135 to 139, 156, 158: Deleted SDRAM-related information SDRAM clock: Corrected enabled to disabled 	
4	RSKRX65N- 2MB_V1.04.bdf	 [Updates due to BDF spec changes] Added an option to debug interface setting: JTAG Added clock configuration [Corrections to/changes in setting information] Pin 18: Added MD Pin 32 id: Corrected "P31" to "SSLB0" and group="A" Pin 33 id: Corrected "SMISO1" to "MISOB" and group="A" Pin 36 id: Corrected "SCK1" to "RSPCKB" and group="A" Pin 37 id: Corrected "SMOSI1" to "MOSIB" and group="A" Pin 38 SDHI_CD: Corrected group="C" to group="" Pin 40 SDHI_WP: Corrected group="C" to group="" Pin 42 id: Corrected "EDACK0" to "SDHI_D1" and group="C" 	



No.	File name	Changes
		 Pin 55: Added USB0_DM Pin 56: Added USB0_DP Pin 95, 98, 120, 124, 128, 135 to 139, 156, 158: Deleted SDRAM-related information
5	RSKRX71M_V1.01.bdf	 [Updates due to BDF spec changes] Added an option to debug interface setting: JTAG Added clock configuration [Corrections to/changes in setting information] Pin 7 id: Corrected "RXD6" to "SMISO6" Pin 8 id: Corrected "ITXD6" to "SMOSI6" Pin 44 id: Corrected "IRQ9" to "P21" Pin 45 id: Corrected "IRQ8" to "P20" Pin 11, 168, 171: Deleted Direct LCD Pin 38, 40, 42, 43, 47, 49: Deleted PDC-related information Deleted pin 93 P73, pin 111 ET1_TX_ER
6	RSK+RX72M	 [Updates due to BDF spec changes] Added an option to debug interface setting: JTAG Added clock configuration [Corrections to/changes in setting information] Pin D3 id: Corrected "P03" to "IRQ11" Pin G1: Added XCOUT
7	RSKRX72N_V1.02.bdf	 [Updates due to BDF spec changes] Added an option to debug interface setting: JTAG Added clock configuration [Corrections to/changes in setting information] Pin E5 id: Corrected "IRQ15" to "ADTTRG0#" Pin J4 id: Corrected "PMGI1_MDC" to "ET1_MDC" Pin J5 id: Corrected "IRQ7" to "P17"
8	RSKRX671_V1.01.bdf	 [Updates due to BDF spec changes] Added an option to debug interface setting: JTAG [Corrections to/changes in setting information] Pin 79 to 84, 87 to 90, 92, 94 to 96, 98 to 102, 104, 106 to 115, 119 to 126: Added SDRAM-related information Pin 117 id: Corrected "P60" to "IRQ0" Pin 144 id: Corrected "IRQ15" to "ADTRG0#" Deleted pin 11 PJ5, pin 63 P82, pin 77 P73, pin 117 P60, pin 131 P90 USB clock SCKCR2: Changed off to on
9	RSKRX23T_V1.01.bdf	 [Updates due to BDF spec changes] Added an option to debug interface setting: FINE Added clock configuration [Corrections to/changes in setting information] Pin 4 id: Corrected "IRQ4" to "P01" Pin 5 id: Added "FINED" Pin 21 id: Corrected "PB4" to "IRQ3" Pin 30 id: Corrected "IRQ0" to "P93"
10	RSKRX24T_V1.02.bdf	 [Updates due to BDF spec changes] Added an option to debug interface setting: FINE Added clock configuration [Corrections to/changes in setting information]



No.	File name	Changes
		 Pin 6 id: Corrected "MD" to "FINED" Pin 27 id: Corrected "RXD5" to "SMISO5" Pin 28 id: Corrected "TXD5" to "SMOSI5" Pin 30 id: Corrected "CTS5#" to "PB4" Pin 78 id: Corrected "IRQ3" to "P55" Pin 79 id: Corrected "IRQ2" to "P54"
11	RSKRX24U_V1.02.bdf	 [Updates due to BDF spec changes] Added an option to debug interface setting: FINE Added clock configuration [Corrections to/changes in setting information] Deleted pin 1 P14, pin 2 P13 Pin 12 id: Corrected "MD" to "FINED" Pin 24 id: Added "PE0" Pin 87 id: Added "IRQ6" Pin 91 id: Added "P27"
12	RSKRX66T_V1.03.bdf	 [Updates due to BDF spec changes] Added an option to debug interface setting: JTAG Added clock configuration Added a VCC option: 3.3 V (item id="vccinput" value="3.3") Analog voltage setting: Set to 3.3 V (item id="avccinput" value="3.3") Negative voltage input settings: Disabled all (item id=an001 - pgavss1) [Corrections to/changes in setting information] Pin 6: Added MD_FINED Pin 65 id: Added "P24" Pin 66 id: Added "TXDX12" Pin 67 id: Added "RXDX12"
13	RSKRX72T_V1.01.bdf	 [Updates due to BDF spec changes] Added an option to debug interface setting: JTAG Added clock configuration Added a VCC option: 3.3 V (item id="vccinput" value="3.3") Analog voltage setting: Set to 3.3 V (item id="avccinput" value="3.3") Negative voltage input settings: Disabled all (item id=an001 - pgavss1) [Corrections to/changes in setting information] Pin 11: Added MD_FINED Pin 95 id: Added "P24" Pin 96 id: Added "RXDX12"
14	RSKRX111_V1.01.bdf	 [Updates due to BDF spec changes] Added an option to debug interface setting: FINE Added clock configuration [Corrections to/changes in setting information] Pin 6: Added MD/FINED Pin 31 id: Corrected "TXD5" to "SMOSI5" Pin 32 id: Corrected "RXD5" to "SMISO5" Pin 33 id: Corrected "MTIOC3B" to "PB7" Pin 34 id: Corrected "MTIOC3D" to "PB6"



No.	File name	Changes	
		 Pin 42 id: Corrected "IRQ5" to "PA4" Pin 43 id: Corrected "IRQ6" to "PA3" Pin 45 id: Corrected "MTIOC4A" to "PA0" Pin 49 id: Corrected "RXD12" to "RXDX12" Pin 50 id: Corrected "TXD12" to "TXDX12" Pin 2: Deleted P27 	
15	RSKRX113_V1.01.bdf	 [Updates due to BDF spec changes] Added an option to debug interface setting: FINE Added clock configuration [Corrections to/changes in setting information] Pin 5 id: Corrected "MTIOC4C" to "P25" Pin 6 id: Corrected "MTIOC4A" to "P24" Pin 7 id: Corrected "MTIOC3D" to "P23" Pin 8 id: Corrected "MTIOC3B" to "P22" Pin 15: Added MD/FINED Pin 92, 93: Deleted VREFL, VREFH 	
16	RSKRX130_V1.01.bdf	 [Updates due to BDF spec changes] Added an option to debug interface setting: FINE Added clock configuration [Corrections to/changes in setting information] Pin 6: Added MD_FINED Pin 23 id: Corrected "IRQ7" to "P17" Pin 60 id: Corrected "RTS12" to "PE3" Pin 37 id: Added "PC5" Pin 61 id: Added "RXDX12" Pin 62 id: Added "TXDX12" Pin 66 id: Corrected "IRQ0" to "PD0" 	
17	RSKRX130- 512KB_V1.02.bdf	 [Updates due to BDF spec changes] Added an option to debug interface setting: FINE Added clock configuration [Corrections to/changes in setting information] Pin 7: Added MD_FINED Pin 47 id: Added "PC5" Pin 76 id: Added "RXDX12" Pin 77 id: Added "TXDX12" Pin 86 id: Corrected "IRQ0" to "PD0" Pin 94, 96: Deleted VREFL0, VREFH0 	
18	RSKRX231_V1.01.bdf	 [Updates due to BDF spec changes] Added an option to debug interface setting: FINE Added clock configuration [Corrections to/changes in setting information] Pin 7: Added MD/FINED Pin 8 id: Corrected "XCOUT" to "XCIN" Pin 9 id: Corrected "XCIN" to "XCOUT" Pin 29 id: Corrected "MTIOC3B" to "P17" Pin 39, 40: Added CRXD0, CTXD0 Pin 42 id: Corrected "RD#" to "P52" Pin 43 id: Corrected "WR1#" to "P51" Pin 44 id: Corrected "WR0#" to "P50" Pin 45 id: Corrected "RD8" to "SMISO8" Pin 49 id: Corrected "SDD0" to "SDHI_D0" 	



No.	File name	Changes	
		 Pin 50 id: Corrected "SDD3" to "SDHI_D3" Pin 53 id: Corrected "SDD2" to "SDHI_D2" Pin 54 id: Corrected "SDD1" to "SDHI_D1" Pin 55 id: Corrected "SDCD" to "SDHI_CD" Pin 57 id: Corrected "SDWP" to "SDHI_WP" Pin 58 id: Corrected "SDPWRCRL" to "PB2" Pin 59 id: Corrected "SDCLK" to "SDHI_CLK" Pin 61 id: Corrected "SDCMD" to "SDHI_CMD" Pin 71 id: Corrected "IRQ7" to "PE6" 	
19	RSSKRX23W_V1.01.bdf	 [Updates due to BDF spec changes] Added an option to debug interface setting: FINE Added clock configuration [Corrections to/changes in setting information] Pin B7 id: Corrected "MD" to "FINED" Pin D1: Added USB0_DM Pin K9: Deleted DCLOUT 	

3. Updating the File

Update in either of the following ways.

3.1 Update the Smart Configurator

If you are using CS+, update the Smart Configurator for RX to V2.14.0, and then update the BDF.

If you are using e^2 studio, update it to e^2 studio v2022-07 (22.7.0), and then update the BDF.

3.2 Import the BDF

Download a desired BDF from the URL below, import it using the Smart Configurator for RX, and then update the file.

https://www.renesas.com/us/en/software-tool/smart-configurator#download

For how to import a BDF using Smart Configurator, refer to "How to use Board Description File(bdf) at the Smart Configurator" (Japanese only).

https://www.renesas.com/jp/ja/document/apn/962701



Revision History

		Description	
Rev.	Date	Page	Summary
1.00	Aug.01.22	-	First edition issued

Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.

The past news contents have been based on information at the time of publication. Now changed or invalid information may be included.

The URLs in the Tool News also may be subject to change or become invalid without prior notice.

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

> © 2022 Renesas Electronics Corporation. All rights reserved. TS Colophon 4.3

