概览

描述

The 723641 is a 1K x 36 Sync FIFO memory that supports clock frequencies up to 67 MHz and has read access times as fast as 12ns. The FIFO memory has retransmit capability, which allows previously read data to be accessed again. Communication between each port may take place with two 36-bit mailbox registers. All data transfers through a port are gated to the LOW-to-HIGH transition of a continuous port clock by enable signals.

特性

  • Free-running CLKA and CLKB can be asynchronous or coincident
  • Clocked FIFO buffering data from Port A to Port B
  • Synchronous read retransmit capability
  • Mailbox register in each direction
  • Programmable Almost-Full and Almost-Empty flags
  • Microprocessor interface control logic
  • Available in 132-pin PQFP and 120-pin TQFP packages
  • Industrial temperature range (–40C to +85C) is available

文档

文档标题 类型 日期
PDF419 KB
数据手册
PDF1.29 MB
End Of Life Notice
PDF86 KB
End Of Life Notice
PDF30 KB
End Of Life Notice
PDF24 KB
产品变更通告
PDF252 KB
产品变更通告
PDF164 KB
产品变更通告
PDF16 KB
产品变更通告
PDF290 KB
产品变更通告
PDF80 KB
产品变更通告
PDF26 KB
产品变更通告
PDF150 KB
产品变更通告
PDF65 KB
产品变更通告
PDF150 KB
产品变更通告
PDF40 KB
产品变更通告
PDF274 KB
产品变更通告
PDF44 KB
产品变更通告

设计和开发

软件与工具

软件下载

文档标题 类型 日期
PDF1.29 MB
End Of Life Notice
PDF86 KB
End Of Life Notice
PDF30 KB
End Of Life Notice

模型

模型

Title Type Date
ZIP11 KB
模型 - IBIS
模型 - SPICE