跳转到主要内容

概览

描述

The 554-01A is a low skew clock buffer with a single complimentary PECL input to four PECL outputs. Part of Renesas' Clock Blocks family, this is our lowest skew PECL clock buffer. The 554-01A is footprint compatible with the 554-01, but requires fewer passive components for termination thus providing a cost-saving alternative. For parts which do not require PECL inputs or outputs, see the 553 for a 1 to 4 low skew buffer, or the 552-02 for a 1 to 8 low skew buffer. For more than 8 outputs see the MK74CBxxx Buffalo™ series of clock drivers. Renesas makes many non-PLL and PLL based low skew output devices as well as Zero Delay Buffers to synchronize clocks. Contact us for all of your clocking needs.

特性

  • Input frequency up to 200 MHz
  • Advanced CMOS process
  • Outputs are skew matched to within 50 ps
  • Packaged in 16-pin TSSOP, Pb-free
  • One PECL input to 4 PECL output clock drivers
  • Operating Voltages of 3.3 V or 5 V
  • Industrial temperature range
  • Functional equivalent to 554-01
  • Simplified passive termination network compared to 554-01

产品对比

应用

文档

设计和开发

模型

ECAD 模块

点击产品选项表中的 CAD 模型链接,查找 SamacSys 中的原理图符号、PCB 焊盘布局和 3D CAD 模型。如果符号和模型不可用,可直接在 SamacSys 请求该符号或模型。

Diagram of ECAD Models

产品选项

当前筛选条件