跳转到主要内容

概览

描述

The 854S713I is a differential, high-speed 2:1 data/clock multiplexer and 1:2 clock/data demultiplexer in one device. The outputs support pre-emphasis in order to drive backplanes and long transmission lines while reducing inter-symbol interference effects. The pre-emphasis level is individually configurable to optimize for low bit error rate or power consumption. Pre-emphasis utilizes an increased output voltage swing for transition bits. The device is optimized for data rates up to 4.5Gbps (NRZ) and for deterministic jitter in data applications and low additive jitter in clock applications. The outputs are LVDS-compliant while the differential input is compatible with a variety of signal levels such as LVDS, LVPECL and CML. A small package (4.0mm x 4.0mm 24-lead VFQFN) supports space-efficient board designs. The 854S713I operates from a 3.3V power supply and supports the industrial temperature range of -40 to +85 deg C.

特性

  • 2:1 differential data/clock multiplexer and 1:2 data/clock demultiplexer with a two-output fanout
  • 4.5 Gbps max. data rate (NRZ)
  • Differential LVDS outputs
  • Differential inputs supporting LVDS, LVPECL and CML levels
  • Configurable output pre-emphasis
  • Low-skew output: 25ps (maximum)
  • Low data deterministic jitter: 3ps (maximum)
  • LVCMOS interface levels for the control inputs
  • Additive phase jitter, RMS: 0.09ps (typical)
  • Full 3.3V supply voltage
  • -40°C to 85°C ambient operating temperature
  • Available in lead-free (RoHS 6) package

产品对比

应用

文档

设计和开发

模型

ECAD 模块

点击产品选项表中的 CAD 模型链接,查找 SamacSys 中的原理图符号、PCB 焊盘布局和 3D CAD 模型。如果符号和模型不可用,可直接在 SamacSys 请求该符号或模型。

Diagram of ECAD Models

模型

类型 文档标题 日期
模型 - IBIS ZIP 60 KB
1 item

产品选项

当前筛选条件