概览
描述
JEDEC compliant Advanced Memory Buffer for Fully buffered DIMMs. 3.2, and 4.0 Gb/s serial speeds (DDR2-533 and 667 DRAM). Support for up to eight DIMMs per channel.
特性
- Leverages high-speed serial technology for DRAM interface
- Supports 3.2, 4.0 and 4.8 Gbits serial speeds (DDR2-533/667)
- Support for 14 northbound lanes (read) and 10 southbound lanes (write)
- Support for up to 8 DIMMs per channel
产品对比
应用
设计和开发
模型
ECAD 模块
点击产品选项表中的 CAD 模型链接,查找 SamacSys 中的原理图符号、PCB 焊盘布局和 3D CAD 模型。如果符号和模型不可用,可直接在 SamacSys 请求该符号或模型。

产品选项
当前筛选条件