概览
描述
The CD40174BMS consists of six identical D-Type flip-flops having independent data inputs. The clock and clear inputs are common to all six units. Data is transferred to the Q outputs on the positive-going transition of the clock pulse. All six flip-flops are simultaneously reset by a low level on the CLEAR input. The CD40174BMS is supplied in these 16-lead outline packages: Braze Seal DIP H4T, Frit Seal DIP H1E and Ceramic Flatpack H6W.
特性
- High-voltage type (20V rating)
- 5V, 10V and 15V parametric ratings
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20V
- Maximum input current of 1µA at 18V over full package temperature range, 100nA at 18V and +25 °C
- Noise margin (over full package temperature range): 1V at VDD = 5V, 2V at VDD = 10V, 2.5V at VDD = 15V
- Meets all requirements of JEDEC tentative standard No. 13A, "Standard Specifications for Description of 'B' Series CMOS Devices"
产品对比
应用
- Shift registers
- Buffer/Storage registers
- Pattern generators
文档
相关文档
请登录后开启订阅
|
|
|
|
|---|---|---|
| 类型 | 文档标题 | 日期 |
| 数据手册 | PDF 323 KB | |
| 宣传手册 | PDF 467 KB | |
| 涨价通告 | PDF 360 KB | |
| 其他 | ||
| 产品咨询 | PDF 499 KB | |
| 产品变更通告 | PDF 230 KB | |
6 items
|
||
设计和开发
模型
ECAD 模块
点击产品选项表中的产品，查找 SamacSys 中的原理图符号、PCB 足迹和 3D CAD 模型。点击产品选项表中的产品，查找 SamacSys 中的原理图符号、PCB 足迹和 3D CAD 模型。
产品选项
当前筛选条件